lcd

package
v0.0.0-...-168ccc2 Latest Latest
Warning

This package is not in the latest version of its module.

 Go to latest Published: Dec 5, 2021 License: BSD-3-Clause Imports: 4 Imported by: 0

Documentation

Overview

Package lcd provides interface to LCD.

Peripheral: LCD_Periph LCD. Instances: 

LCD  mmap.LCD_BASE

Registers: 

0x00 32  CR      Control register.
0x04 32  FCR     Frame control register.
0x08 32  SR      Status register.
0x0C 32  CLR     Clear register.
0x14 32  RAM[16] Display memory.

Import: 

stm32/o/l476xx/mmap

Index

Constants

View Source 
const (
	LCDENn   = 0
	VSELn    = 1
	DUTYn    = 2
	BIASn    = 5
	MUX_SEGn = 7
	BUFENn   = 8
)
View Source 
const (
	HDn     = 0
	SOFIEn  = 1
	UDDIEn  = 3
	PONn    = 4
	DEADn   = 7
	CCn     = 10
	BLINKFn = 13
	BLINKn  = 16
	DIVn    = 18
	PSn     = 22
)
View Source 
const (
	ENSn   = 0
	SOFn   = 1
	UDRn   = 2
	UDDn   = 3
	RDYn   = 4
	FCRSRn = 5
)
View Source 
const (
	SOFCn = 1
	UDDCn = 3
)
View Source 
const (
	SEGMENT_DATAn = 0
)

Variables

View Source 
var LCD = (*LCD_Periph)(unsafe.Pointer(uintptr(mmap.LCD_BASE)))

Functions

This section is empty.

Types

type CLR 

type CLR uint32
const (
	SOFC CLR = 0x01 << 1 //+ Start Of Frame Flag Clear Bit.
	UDDC CLR = 0x01 << 3 //+ Update Display Done Flag Clear Bit.
)

func (CLR) Field 

func (b CLR) Field(mask CLR) int

func (CLR) J 

func (mask CLR) J(v int) CLR

type CR 

type CR uint32
const (
	LCDEN   CR = 0x01 << 0 //+ LCD Enable Bit.
	VSEL    CR = 0x01 << 1 //+ Voltage source selector Bit.
	DUTY    CR = 0x07 << 2 //+ DUTY[2:0] bits (Duty selector).
	BIAS    CR = 0x03 << 5 //+ BIAS[1:0] bits (Bias selector).
	MUX_SEG CR = 0x01 << 7 //+ Mux Segment Enable Bit.
	BUFEN   CR = 0x01 << 8 //+ Voltage output buffer enable.
)

func (CR) Field 

func (b CR) Field(mask CR) int

func (CR) J 

func (mask CR) J(v int) CR

type FCR 

type FCR uint32
const (
	HD     FCR = 0x01 << 0  //+ High Drive Enable Bit.
	SOFIE  FCR = 0x01 << 1  //+ Start of Frame Interrupt Enable Bit.
	UDDIE  FCR = 0x01 << 3  //+ Update Display Done Interrupt Enable Bit.
	PON    FCR = 0x07 << 4  //+ PON[2:0] bits (Pulse ON Duration).
	DEAD   FCR = 0x07 << 7  //+ DEAD[2:0] bits (DEAD Time).
	CC     FCR = 0x07 << 10 //+ CC[2:0] bits (Contrast Control).
	BLINKF FCR = 0x07 << 13 //+ BLINKF[2:0] bits (Blink Frequency).
	BLINK  FCR = 0x03 << 16 //+ BLINK[1:0] bits (Blink Enable).
	DIV    FCR = 0x0F << 18 //+ DIV[3:0] bits (Divider).
	PS     FCR = 0x0F << 22 //+ PS[3:0] bits (Prescaler).
)

func (FCR) Field 

func (b FCR) Field(mask FCR) int

func (FCR) J 

func (mask FCR) J(v int) FCR

type LCD_Periph 

type LCD_Periph struct {
	CR  RCR
	FCR RFCR
	SR  RSR
	CLR RCLR

	RAM [16]RRAM
	// contains filtered or unexported fields
}

func (*LCD_Periph) BIAS 

func (p *LCD_Periph) BIAS() RMCR
func (p *LCD_Periph) BLINK() RMFCR

func (*LCD_Periph) BLINKF 

func (p *LCD_Periph) BLINKF() RMFCR

func (*LCD_Periph) BUFEN 

func (p *LCD_Periph) BUFEN() RMCR

func (*LCD_Periph) BaseAddr 

func (p *LCD_Periph) BaseAddr() uintptr

func (*LCD_Periph) CC 

func (p *LCD_Periph) CC() RMFCR

func (*LCD_Periph) DEAD 

func (p *LCD_Periph) DEAD() RMFCR

func (*LCD_Periph) DIV 

func (p *LCD_Periph) DIV() RMFCR

func (*LCD_Periph) DUTY 

func (p *LCD_Periph) DUTY() RMCR

func (*LCD_Periph) ENS 

func (p *LCD_Periph) ENS() RMSR

func (*LCD_Periph) FCRSR 

func (p *LCD_Periph) FCRSR() RMSR

func (*LCD_Periph) HD 

func (p *LCD_Periph) HD() RMFCR

func (*LCD_Periph) LCDEN 

func (p *LCD_Periph) LCDEN() RMCR

func (*LCD_Periph) MUX_SEG 

func (p *LCD_Periph) MUX_SEG() RMCR

func (*LCD_Periph) PON 

func (p *LCD_Periph) PON() RMFCR

func (*LCD_Periph) PS 

func (p *LCD_Periph) PS() RMFCR

func (*LCD_Periph) RDY 

func (p *LCD_Periph) RDY() RMSR

func (*LCD_Periph) SEGMENT_DATA 

func (p *LCD_Periph) SEGMENT_DATA(n int) RMRAM

func (*LCD_Periph) SOF 

func (p *LCD_Periph) SOF() RMSR

func (*LCD_Periph) SOFC 

func (p *LCD_Periph) SOFC() RMCLR

func (*LCD_Periph) SOFIE 

func (p *LCD_Periph) SOFIE() RMFCR

func (*LCD_Periph) UDD 

func (p *LCD_Periph) UDD() RMSR

func (*LCD_Periph) UDDC 

func (p *LCD_Periph) UDDC() RMCLR

func (*LCD_Periph) UDDIE 

func (p *LCD_Periph) UDDIE() RMFCR

func (*LCD_Periph) UDR 

func (p *LCD_Periph) UDR() RMSR

func (*LCD_Periph) VSEL 

func (p *LCD_Periph) VSEL() RMCR

type RAM 

type RAM uint32
const (
	SEGMENT_DATA RAM = 0xFFFFFFFF << 0 //+ Segment Data Bits.
)

func (RAM) Field 

func (b RAM) Field(mask RAM) int

func (RAM) J 

func (mask RAM) J(v int) RAM

type RCLR 

type RCLR struct{ mmio.U32 }

func (*RCLR) AtomicClearBits 

func (r *RCLR) AtomicClearBits(mask CLR)

func (*RCLR) AtomicSetBits 

func (r *RCLR) AtomicSetBits(mask CLR)

func (*RCLR) AtomicStoreBits 

func (r *RCLR) AtomicStoreBits(mask, b CLR)

func (*RCLR) Bits 

func (r *RCLR) Bits(mask CLR) CLR

func (*RCLR) ClearBits 

func (r *RCLR) ClearBits(mask CLR)

func (*RCLR) Load 

func (r *RCLR) Load() CLR

func (*RCLR) SetBits 

func (r *RCLR) SetBits(mask CLR)

func (*RCLR) Store 

func (r *RCLR) Store(b CLR)

func (*RCLR) StoreBits 

func (r *RCLR) StoreBits(mask, b CLR)

type RCR 

type RCR struct{ mmio.U32 }

func (*RCR) AtomicClearBits 

func (r *RCR) AtomicClearBits(mask CR)

func (*RCR) AtomicSetBits 

func (r *RCR) AtomicSetBits(mask CR)

func (*RCR) AtomicStoreBits 

func (r *RCR) AtomicStoreBits(mask, b CR)

func (*RCR) Bits 

func (r *RCR) Bits(mask CR) CR

func (*RCR) ClearBits 

func (r *RCR) ClearBits(mask CR)

func (*RCR) Load 

func (r *RCR) Load() CR

func (*RCR) SetBits 

func (r *RCR) SetBits(mask CR)

func (*RCR) Store 

func (r *RCR) Store(b CR)

func (*RCR) StoreBits 

func (r *RCR) StoreBits(mask, b CR)

type RFCR 

type RFCR struct{ mmio.U32 }

func (*RFCR) AtomicClearBits 

func (r *RFCR) AtomicClearBits(mask FCR)

func (*RFCR) AtomicSetBits 

func (r *RFCR) AtomicSetBits(mask FCR)

func (*RFCR) AtomicStoreBits 

func (r *RFCR) AtomicStoreBits(mask, b FCR)

func (*RFCR) Bits 

func (r *RFCR) Bits(mask FCR) FCR

func (*RFCR) ClearBits 

func (r *RFCR) ClearBits(mask FCR)

func (*RFCR) Load 

func (r *RFCR) Load() FCR

func (*RFCR) SetBits 

func (r *RFCR) SetBits(mask FCR)

func (*RFCR) Store 

func (r *RFCR) Store(b FCR)

func (*RFCR) StoreBits 

func (r *RFCR) StoreBits(mask, b FCR)

type RMCLR 

type RMCLR struct{ mmio.UM32 }

func (RMCLR) Load 

func (rm RMCLR) Load() CLR

func (RMCLR) Store 

func (rm RMCLR) Store(b CLR)

type RMCR 

type RMCR struct{ mmio.UM32 }

func (RMCR) Load 

func (rm RMCR) Load() CR

func (RMCR) Store 

func (rm RMCR) Store(b CR)

type RMFCR 

type RMFCR struct{ mmio.UM32 }

func (RMFCR) Load 

func (rm RMFCR) Load() FCR

func (RMFCR) Store 

func (rm RMFCR) Store(b FCR)

type RMRAM 

type RMRAM struct{ mmio.UM32 }

func (RMRAM) Load 

func (rm RMRAM) Load() RAM

func (RMRAM) Store 

func (rm RMRAM) Store(b RAM)

type RMSR 

type RMSR struct{ mmio.UM32 }

func (RMSR) Load 

func (rm RMSR) Load() SR

func (RMSR) Store 

func (rm RMSR) Store(b SR)

type RRAM 

type RRAM struct{ mmio.U32 }

func (*RRAM) AtomicClearBits 

func (r *RRAM) AtomicClearBits(mask RAM)

func (*RRAM) AtomicSetBits 

func (r *RRAM) AtomicSetBits(mask RAM)

func (*RRAM) AtomicStoreBits 

func (r *RRAM) AtomicStoreBits(mask, b RAM)

func (*RRAM) Bits 

func (r *RRAM) Bits(mask RAM) RAM

func (*RRAM) ClearBits 

func (r *RRAM) ClearBits(mask RAM)

func (*RRAM) Load 

func (r *RRAM) Load() RAM

func (*RRAM) SetBits 

func (r *RRAM) SetBits(mask RAM)

func (*RRAM) Store 

func (r *RRAM) Store(b RAM)

func (*RRAM) StoreBits 

func (r *RRAM) StoreBits(mask, b RAM)

type RSR 

type RSR struct{ mmio.U32 }

func (*RSR) AtomicClearBits 

func (r *RSR) AtomicClearBits(mask SR)

func (*RSR) AtomicSetBits 

func (r *RSR) AtomicSetBits(mask SR)

func (*RSR) AtomicStoreBits 

func (r *RSR) AtomicStoreBits(mask, b SR)

func (*RSR) Bits 

func (r *RSR) Bits(mask SR) SR

func (*RSR) ClearBits 

func (r *RSR) ClearBits(mask SR)

func (*RSR) Load 

func (r *RSR) Load() SR

func (*RSR) SetBits 

func (r *RSR) SetBits(mask SR)

func (*RSR) Store 

func (r *RSR) Store(b SR)

func (*RSR) StoreBits 

func (r *RSR) StoreBits(mask, b SR)

type SR 

type SR uint32
const (
	ENS   SR = 0x01 << 0 //+ LCD Enabled Bit.
	SOF   SR = 0x01 << 1 //+ Start Of Frame Flag Bit.
	UDR   SR = 0x01 << 2 //+ Update Display Request Bit.
	UDD   SR = 0x01 << 3 //+ Update Display Done Flag Bit.
	RDY   SR = 0x01 << 4 //+ Ready Flag Bit.
	FCRSR SR = 0x01 << 5 //+ LCD FCR Register Synchronization Flag Bit.
)

func (SR) Field 

func (b SR) Field(mask SR) int

func (SR) J 

func (mask SR) J(v int) SR

Source Files

View all Source files

Jump to

Keyboard shortcuts

? : This menu
/ : Search site
f or F : Jump to
y or Y : Canonical URL
go.dev uses cookies from Google to deliver and enhance the quality of its services and to analyze traffic. Learn more.