caeriscv

README

caeriscv

This is a educational simulation of RISC-V processor for the course Computer Architecture and Engineering. Check riscv-go for RISC-V go compiler.

Documentation

Overview

This is a small simulator of the risc-v processor. It is going to simulate the same way as the venus simulator by kvakil (https://github.com/kvakil/venus).