arm64

package module

Go to main page

Versions in this module

v0

v0.6.18

Nov 26, 2020

Changes in this version

+ type FloatingComplexMultiplyAccumulate uint32

+ func (i FloatingComplexMultiplyAccumulate) Flag() uint32

+ func (i FloatingComplexMultiplyAccumulate) Group() uint32

+ func (i FloatingComplexMultiplyAccumulate) H() uint32

+ func (i FloatingComplexMultiplyAccumulate) L() uint32

+ func (i FloatingComplexMultiplyAccumulate) M() uint32

+ func (i FloatingComplexMultiplyAccumulate) Q() uint32

+ func (i FloatingComplexMultiplyAccumulate) Rd() uint32

+ func (i FloatingComplexMultiplyAccumulate) Rm() uint32

+ func (i FloatingComplexMultiplyAccumulate) Rm2() uint32

+ func (i FloatingComplexMultiplyAccumulate) Rn() uint32

+ func (i FloatingComplexMultiplyAccumulate) Rot() uint32

+ func (i FloatingComplexMultiplyAccumulate) Rot2() uint32

+ func (i FloatingComplexMultiplyAccumulate) Size() uint32

+ func (i FloatingComplexMultiplyAccumulate) String() string

type FloatingDataProcessing1

+ func (i FloatingDataProcessing1) String() string

type FloatingIntegerConversion

+ func (i FloatingIntegerConversion) String() string

type InstructionOperand

+ HasRotation bool

+ HasScale bool

+ Rotation uint32

type Operation

+ const ARM64_BFCVT

+ const ARM64_BFCVTN

+ const ARM64_BFCVTN2

+ const ARM64_BFDOT

+ const ARM64_BFMLALB

+ const ARM64_BFMLALT

+ const ARM64_BFMMLA

+ const ARM64_CFP

+ const ARM64_CPP

+ const ARM64_DVP

+ const ARM64_FCADD

+ const ARM64_FCMLA

+ const ARM64_FJCVTZS

+ const ARM64_FMLAL

+ const ARM64_FMLSL

+ const ARM64_FRINT32X

+ const ARM64_FRINT32Z

+ const ARM64_FRINT64X

+ const ARM64_FRINT64Z

+ const ARM64_LDAPR

+ const ARM64_LDAPRB

+ const ARM64_LDAPRH

+ const ARM64_PSB

+ const ARM64_SB

+ const ARM64_SDOT

+ const ARM64_SMMLA

+ const ARM64_SQRDMLAH

+ const ARM64_SQRDMLSH

+ const ARM64_STADDLB

+ const ARM64_STCLRLH

+ const ARM64_STEORL

+ const ARM64_STSETL

+ const ARM64_STSMAXB

+ const ARM64_STSMINH

+ const ARM64_STSMINL

+ const ARM64_STUMAX

+ const ARM64_STUMIN

+ const ARM64_SUDOT

+ const ARM64_SWP

+ const ARM64_SWPA

+ const ARM64_SWPAB

+ const ARM64_SWPAH

+ const ARM64_SWPAL

+ const ARM64_SWPALB

+ const ARM64_SWPALH

+ const ARM64_SWPB

+ const ARM64_SWPH

+ const ARM64_SWPL

+ const ARM64_SWPLB

+ const ARM64_SWPLH

+ const ARM64_UDOT

+ const ARM64_UMMLA

+ const ARM64_USDOT

+ const ARM64_USMMLA

type Simd2RegMisc

+ func (i Simd2RegMisc) String() string

+ type SimdBFloat16 uint32

+ func (i SimdBFloat16) Group1() uint32

+ func (i SimdBFloat16) Group2() uint32

+ func (i SimdBFloat16) Q() uint32

+ func (i SimdBFloat16) Rd() uint32

+ func (i SimdBFloat16) Rm() uint32

+ func (i SimdBFloat16) Rn() uint32

+ func (i SimdBFloat16) String() string

+ type SimdRound uint32

+ func (i SimdRound) Group1() uint32

+ func (i SimdRound) Group2() uint32

+ func (i SimdRound) Group3() uint32

+ func (i SimdRound) Group4() uint32

+ func (i SimdRound) Group5() uint32

+ func (i SimdRound) Opcode() uint32

+ func (i SimdRound) Q() uint32

+ func (i SimdRound) Rd() uint32

+ func (i SimdRound) Rn() uint32

+ func (i SimdRound) Size() uint32

+ func (i SimdRound) String() string

+ func (i SimdRound) U() uint32

+ type SimdScalar3RegisterExt uint32

+ func (i SimdScalar3RegisterExt) Group1() uint32

+ func (i SimdScalar3RegisterExt) Group2() uint32

+ func (i SimdScalar3RegisterExt) Group3() uint32

+ func (i SimdScalar3RegisterExt) Group4() uint32

+ func (i SimdScalar3RegisterExt) Group5() uint32

+ func (i SimdScalar3RegisterExt) Opcode() uint32

+ func (i SimdScalar3RegisterExt) Q() uint32

+ func (i SimdScalar3RegisterExt) Rd() uint32

+ func (i SimdScalar3RegisterExt) Rm() uint32

+ func (i SimdScalar3RegisterExt) Rn() uint32

+ func (i SimdScalar3RegisterExt) Size() uint32

+ func (i SimdScalar3RegisterExt) String() string

+ func (i SimdScalar3RegisterExt) U() uint32

type SimdVectorXIndexedElement

+ func (i SimdVectorXIndexedElement) String() string

type SystemReg

+ const REG_AMEVCNTVOFF00_EL2

+ const REG_AMEVCNTVOFF010_EL2

+ const REG_AMEVCNTVOFF011_EL2

+ const REG_AMEVCNTVOFF012_EL2

+ const REG_AMEVCNTVOFF013_EL2

+ const REG_AMEVCNTVOFF014_EL2

+ const REG_AMEVCNTVOFF015_EL2

+ const REG_AMEVCNTVOFF01_EL2

+ const REG_AMEVCNTVOFF02_EL2

+ const REG_AMEVCNTVOFF03_EL2

+ const REG_AMEVCNTVOFF04_EL2

+ const REG_AMEVCNTVOFF05_EL2

+ const REG_AMEVCNTVOFF06_EL2

+ const REG_AMEVCNTVOFF07_EL2

+ const REG_AMEVCNTVOFF08_EL2

+ const REG_AMEVCNTVOFF09_EL2

+ const REG_AMEVCNTVOFF10_EL2

+ const REG_AMEVCNTVOFF110_EL2

+ const REG_AMEVCNTVOFF111_EL2

+ const REG_AMEVCNTVOFF112_EL2

+ const REG_AMEVCNTVOFF113_EL2

+ const REG_AMEVCNTVOFF114_EL2

+ const REG_AMEVCNTVOFF115_EL2

+ const REG_AMEVCNTVOFF11_EL2

+ const REG_AMEVCNTVOFF12_EL2

+ const REG_AMEVCNTVOFF13_EL2

+ const REG_AMEVCNTVOFF14_EL2

+ const REG_AMEVCNTVOFF15_EL2

+ const REG_AMEVCNTVOFF16_EL2

+ const REG_AMEVCNTVOFF17_EL2

+ const REG_AMEVCNTVOFF18_EL2

+ const REG_AMEVCNTVOFF19_EL2

+ const REG_CNTHV_CTL_EL2

+ const REG_CNTHV_CVAL_EL2

+ const REG_CNTHV_TVAL_EL2

+ const REG_CNTISCALE_EL2

+ const REG_CNTPCTSS_EL0

+ const REG_CNTPOFF_EL2

+ const REG_CNTP_TVAL_EL02

+ const REG_CNTSCALE_EL2

+ const REG_CNTVCTSS_EL0

+ const REG_CNTVFRQ_EL2

+ const REG_CNTV_TVAL_EL02

+ const REG_CONTEXTIDR_EL2

+ const REG_CSYNC

+ const REG_HDFGRTR_EL2

+ const REG_HDFGWTR_EL2

+ const REG_HFGITR_EL2

+ const REG_HFGRTR_EL2

+ const REG_HFGWTR_EL2

+ const REG_ID_ISAR6_EL1

+ const REG_ID_PFR2_EL1

+ const REG_LORC_EL1

+ const REG_LOREA_EL1

+ const REG_LORID_EL1

+ const REG_LORN_EL1

+ const REG_LORSA_EL1

+ const REG_PMBIDR_EL1

+ const REG_PMBLIMITR_EL1

+ const REG_PMBPTR_EL1

+ const REG_PMBSR_EL1

+ const REG_PMSCR_EL1

+ const REG_PMSCR_EL12

+ const REG_PMSCR_EL2

+ const REG_PMSEVFR_EL1

+ const REG_PMSFCR_EL1

+ const REG_PMSICR_EL1

+ const REG_PMSIDR_EL1

+ const REG_PMSIRR_EL1

+ const REG_PMSLATFR_EL1

+ const REG_RCTX

+ const REG_RNDR

+ const REG_RNDRRS

+ const REG_SCXTNUM_EL0

+ const REG_SCXTNUM_EL1

+ const REG_SCXTNUM_EL12

+ const REG_SCXTNUM_EL2

+ const REG_SCXTNUM_EL3

+ const REG_SSBS

+ const REG_TTBR1_EL2

+ const REG_UAO

v0.6.17

Nov 16, 2020

v0.6.16

Nov 16, 2020

Changes in this version

type Bitfield

+ func (i Bitfield) String() string

type CompareBranchImm

+ func (i CompareBranchImm) String() string

type FloatingFixedConversion

+ func (i FloatingFixedConversion) String() string

type LdstNoAllocPair

+ func (i LdstNoAllocPair) String() string

type LogicalImm

+ func (i LogicalImm) String() string

type MoveWideImm

+ func (i MoveWideImm) String() string

type Operation

+ const ARM64_B_HS

+ const ARM64_B_LO

+ const ARM64_DGH

+ const ARM64_PSSBB

+ const ARM64_SSBB

type SystemReg

+ const REG_ID_AA64AFR0_EL1

+ const REG_ID_AA64AFR1_EL1

+ const REG_ID_AA64DFR1_EL1

+ const REG_ID_MMFR5_EL1

+ const REG_ISR_EL1

+ const REG_VMPIDR_EL2

type UnconditionalBranch

+ func (i UnconditionalBranch) String() string

v0.6.15

Nov 14, 2020

Changes in this version

type DataProcessing2

+ func (i DataProcessing2) String() string

type LdstRegImmPac

+ func (i LdstRegImmPac) String() string

type SystemReg

+ const REG_CGDSW

+ const REG_CGDVAC

+ const REG_CGDVADP

+ const REG_CGDVAP

+ const REG_CGSW

+ const REG_CGVAC

+ const REG_CGVADP

+ const REG_CGVAP

+ const REG_CIGDSW

+ const REG_CIGDVAC

+ const REG_CIGSW

+ const REG_CIGVAC

+ const REG_CVADP

+ const REG_CVAP

+ const REG_GCR_EL1

+ const REG_GMID_EL1

+ const REG_GVA

+ const REG_GZVA

+ const REG_IGDSW

+ const REG_IGDVAC

+ const REG_IGSW

+ const REG_IGVAC

+ const REG_RGSR_EL1

+ const REG_TCO

+ const REG_TFSRE0_EL1

+ const REG_TFSR_EL1

+ const REG_TFSR_EL12

+ const REG_TFSR_EL2

+ const REG_TFSR_EL3

v0.6.14

Nov 12, 2020

Changes in this version

type UnconditionalBranchReg

+ func (i UnconditionalBranchReg) String() string

v0.6.13

Nov 12, 2020

v0.6.12

Nov 12, 2020

Changes in this version

type Operation

+ const ARM64_LDLAR

+ const ARM64_LDLARB

+ const ARM64_LDLARH

+ const ARM64_STLLR

+ const ARM64_STLLRB

+ const ARM64_STLLRH

v0.6.11

Nov 12, 2020

v0.6.10

Nov 11, 2020

Changes in this version

type SystemReg

+ const REG_AFSR0_EL12

+ const REG_AFSR1_EL12

+ const REG_CNTV_CVAL_EL02

+ const REG_CPACR_EL12

+ const REG_ELR_EL12

+ const REG_ESR_EL12

+ const REG_FAR_EL12

+ const REG_ID_AA64MMFR2_EL1

+ const REG_SPSR_EL12

+ const REG_TTBR0_EL12

+ const REG_VBAR_EL12

v0.6.9

Nov 1, 2020

Changes in this version

type Operation

+ const ARM64_BFC

+ const ARM64_PACGA

v0.6.8

Oct 28, 2020

Changes in this version

type SystemReg

+ const REG_AMAIR_EL12

+ const REG_CNTKCTL_EL12

+ const REG_CNTP_CTL_EL02

+ const REG_CONTEXTIDR_EL12

+ const REG_MAIR_EL12

+ const REG_SCTLR_EL12

v0.6.7

Oct 28, 2020

Changes in this version

type System

+ func (i System) String() string

type SystemReg

+ const REG_APDAKEYHI_EL1

+ const REG_APDAKEYLO_EL1

+ const REG_APDBKEYHI_EL1

+ const REG_APDBKEYLO_EL1

+ const REG_APGAKEYHI_EL1

+ const REG_APGAKEYLO_EL1

+ const REG_APIAKEYHI_EL1

+ const REG_APIAKEYLO_EL1

+ const REG_APIBKEYHI_EL1

+ const REG_APIBKEYLO_EL1

+ const REG_CNTP_CVAL_EL02

+ const REG_CNTV_CTL_EL02

+ const REG_TCR_EL12

+ const REG_TTBR1_EL12

v0.6.6

Oct 27, 2020

Changes in this version

+ type LdstAtomic uint32

+ func (i LdstAtomic) A() uint32

+ func (i LdstAtomic) Group() uint32

+ func (i LdstAtomic) O0() uint32

+ func (i LdstAtomic) O1() uint32

+ func (i LdstAtomic) O2() uint32

+ func (i LdstAtomic) Opc() uint32

+ func (i LdstAtomic) R() uint32

+ func (i LdstAtomic) Rn() uint32

+ func (i LdstAtomic) Rs() uint32

+ func (i LdstAtomic) Rt() uint32

+ func (i LdstAtomic) Size() uint32

+ func (i LdstAtomic) String() string

type Operation

+ const ARM64_LDADD

+ const ARM64_LDADDA

+ const ARM64_LDADDAB

+ const ARM64_LDADDAH

+ const ARM64_LDADDAL

+ const ARM64_LDADDALB

+ const ARM64_LDADDALH

+ const ARM64_LDADDB

+ const ARM64_LDADDH

+ const ARM64_LDADDL

+ const ARM64_LDADDLB

+ const ARM64_LDADDLH

+ const ARM64_LDCLR

+ const ARM64_LDCLRA

+ const ARM64_LDCLRAB

+ const ARM64_LDCLRAH

+ const ARM64_LDCLRAL

+ const ARM64_LDCLRALB

+ const ARM64_LDCLRALH

+ const ARM64_LDCLRB

+ const ARM64_LDCLRH

+ const ARM64_LDCLRL

+ const ARM64_LDCLRLB

+ const ARM64_LDCLRLH

+ const ARM64_LDEOR

+ const ARM64_LDEORA

+ const ARM64_LDEORAB

+ const ARM64_LDEORAH

+ const ARM64_LDEORAL

+ const ARM64_LDEORALB

+ const ARM64_LDEORALH

+ const ARM64_LDEORB

+ const ARM64_LDEORH

+ const ARM64_LDEORL

+ const ARM64_LDEORLB

+ const ARM64_LDEORLH

+ const ARM64_LDSET

+ const ARM64_LDSETA

+ const ARM64_LDSETAB

+ const ARM64_LDSETAH

+ const ARM64_LDSETAL

+ const ARM64_LDSETALB

+ const ARM64_LDSETALH

+ const ARM64_LDSETB

+ const ARM64_LDSETH

+ const ARM64_LDSETL

+ const ARM64_LDSETLB

+ const ARM64_LDSETLH

+ const ARM64_LDSMAX

+ const ARM64_LDSMAXA

+ const ARM64_LDSMAXAB

+ const ARM64_LDSMAXAH

+ const ARM64_LDSMAXAL

+ const ARM64_LDSMAXALB

+ const ARM64_LDSMAXALH

+ const ARM64_LDSMAXB

+ const ARM64_LDSMAXH

+ const ARM64_LDSMAXL

+ const ARM64_LDSMAXLB

+ const ARM64_LDSMAXLH

+ const ARM64_LDSMIN

+ const ARM64_LDSMINA

+ const ARM64_LDSMINAB

+ const ARM64_LDSMINAH

+ const ARM64_LDSMINAL

+ const ARM64_LDSMINALB

+ const ARM64_LDSMINALH

+ const ARM64_LDSMINB

+ const ARM64_LDSMINH

+ const ARM64_LDSMINL

+ const ARM64_LDSMINLB

+ const ARM64_LDSMINLH

+ const ARM64_LDUMAX

+ const ARM64_LDUMAXA

+ const ARM64_LDUMAXAB

+ const ARM64_LDUMAXAH

+ const ARM64_LDUMAXAL

+ const ARM64_LDUMAXALB

+ const ARM64_LDUMAXALH

+ const ARM64_LDUMAXB

+ const ARM64_LDUMAXH

+ const ARM64_LDUMAXL

+ const ARM64_LDUMAXLB

+ const ARM64_LDUMAXLH

+ const ARM64_LDUMIN

+ const ARM64_LDUMINA

+ const ARM64_LDUMINAB

+ const ARM64_LDUMINAH

+ const ARM64_LDUMINAL

+ const ARM64_LDUMINALB

+ const ARM64_LDUMINALH

+ const ARM64_LDUMINB

+ const ARM64_LDUMINH

+ const ARM64_LDUMINL

+ const ARM64_LDUMINLB

+ const ARM64_LDUMINLH

v0.6.5

Oct 27, 2020

Changes in this version

type LdstTags

+ func (i LdstTags) Size() uint32

+ func (i LdstTags) String() string

type Operation

+ const ARM64_LDAPUR

+ const ARM64_LDAPURB

+ const ARM64_LDAPURH

+ const ARM64_LDAPURSB

+ const ARM64_LDAPURSH

+ const ARM64_LDAPURSW

+ const ARM64_STLUR

+ const ARM64_STLURB

+ const ARM64_STLURH

v0.6.4

Oct 26, 2020

v0.6.3

Oct 24, 2020

Changes in this version

type LdstExclusive

+ func (i LdstExclusive) String() string

type Operation

+ const ARM64_CAS

+ const ARM64_CASA

+ const ARM64_CASAB

+ const ARM64_CASAH

+ const ARM64_CASAL

+ const ARM64_CASALB

+ const ARM64_CASALH

+ const ARM64_CASB

+ const ARM64_CASH

+ const ARM64_CASL

+ const ARM64_CASLB

+ const ARM64_CASLH

+ const ARM64_CASP

+ const ARM64_CASPA

+ const ARM64_CASPAL

+ const ARM64_CASPL

v0.6.2

Oct 21, 2020

v0.6.1

Oct 21, 2020

Changes in this version

+ type MachoArm64RelocationType uint32

+ const ARM64_RELOC_ADDEND

+ const ARM64_RELOC_BRANCH26

+ const ARM64_RELOC_GOT_LOAD_PAGE21

+ const ARM64_RELOC_GOT_LOAD_PAGEOFF12

+ const ARM64_RELOC_PAGE21

+ const ARM64_RELOC_PAGEOFF12

+ const ARM64_RELOC_POINTER_TO_GOT

+ const ARM64_RELOC_SUBTRACTOR

+ const ARM64_RELOC_TLVP_LOAD_PAGE21

+ const ARM64_RELOC_TLVP_LOAD_PAGEOFF12

+ const ARM64_RELOC_UNSIGNED

+ const MACHO_MAX_ARM64_RELOCATION

v0.6.0

Oct 17, 2020

v0.5.9

Oct 17, 2020

Changes in this version

type Instruction

+ func (i *Instruction) Address() uint64

+ func (i *Instruction) Group() Group

+ func (i *Instruction) OpCodes() string

+ func (i *Instruction) OpStr() string

+ func (i *Instruction) Operands() []InstructionOperand

+ func (i *Instruction) Operation() Operation

+ func (i *Instruction) Raw() uint32

type InstructionOperand

+ func (op InstructionOperand) Conditions() []Condition

+ func (op InstructionOperand) Registers() []Register

+ func (op InstructionOperand) SystemRegisters() []SystemReg

v0.5.8

Oct 17, 2020

v0.5.6

Oct 17, 2020

Changes in this version

+ type Options struct

+ DecimalImm bool

+ StartAddress int64

v0.5.5

Oct 16, 2020

Changes in this version

type Operation

+ const ARM64_BTI

type SystemReg

+ const REG_TGT_C

+ const REG_TGT_J

+ const REG_TGT_JC

v0.5.4

Oct 13, 2020

v0.5.3

Oct 12, 2020

Changes in this version

+ type Result struct

+ Error error

+ Instruction *Instruction

+ StrRepr string

v0.5.2

Oct 12, 2020

Changes in this version

+ func Instructions(r io.ReadSeeker, startAddr int64) (<-chan *Instruction, error)

v0.5.1

Oct 12, 2020

v0.5.0

Oct 12, 2020

Changes in this version

+ const MAX_OPERANDS

+ const REGSET_SP

+ const REGSET_ZR

+ const REG_B_BASE

+ const REG_D_BASE

+ const REG_H_BASE

+ const REG_PF_BASE

+ const REG_Q_BASE

+ const REG_S_BASE

+ const REG_V_BASE

+ const REG_W_BASE

+ const REG_X_BASE

+ func DecodeBitMasks(immN, imms, immr, outBits uint64) uint64

+ func Disassemble(r io.ReadSeeker) error

+ func ExtractBits(x uint32, start, nbits int32) uint32

+ func MaskLSB32(x uint32, nbits uint8) uint32

+ func ONES(x uint64) uint64

+ func ROR(x, N, nbits uint64) uint64

+ type AddSubExtendedReg uint32

+ func (i AddSubExtendedReg) Group1() uint32

+ func (i AddSubExtendedReg) Group2() uint32

+ func (i AddSubExtendedReg) Imm() uint32

+ func (i AddSubExtendedReg) Op() uint32

+ func (i AddSubExtendedReg) Opt() uint32

+ func (i AddSubExtendedReg) Option() uint32

+ func (i AddSubExtendedReg) Rd() uint32

+ func (i AddSubExtendedReg) Rm() uint32

+ func (i AddSubExtendedReg) Rn() uint32

+ func (i AddSubExtendedReg) S() uint32

+ func (i AddSubExtendedReg) Sf() uint32

+ type AddSubImm uint32

+ func (i AddSubImm) Group1() uint32

+ func (i AddSubImm) Imm() uint32

+ func (i AddSubImm) Op() uint32

+ func (i AddSubImm) Rd() uint32

+ func (i AddSubImm) Rn() uint32

+ func (i AddSubImm) S() uint32

+ func (i AddSubImm) Sf() uint32

+ func (i AddSubImm) Shift() uint32

+ type AddSubImmTags uint32

+ func (i AddSubImmTags) Op3() uint32

+ func (i AddSubImmTags) Padding() uint32

+ func (i AddSubImmTags) Uimm4() uint32

+ func (i AddSubImmTags) Uimm6() uint32

+ func (i AddSubImmTags) Xd() uint32

+ func (i AddSubImmTags) Xn() uint32

+ type AddSubShiftedReg uint32

+ func (i AddSubShiftedReg) Group1() uint32

+ func (i AddSubShiftedReg) Group2() uint32

+ func (i AddSubShiftedReg) Imm() uint32

+ func (i AddSubShiftedReg) Op() uint32

+ func (i AddSubShiftedReg) Rd() uint32

+ func (i AddSubShiftedReg) Rm() uint32

+ func (i AddSubShiftedReg) Rn() uint32

+ func (i AddSubShiftedReg) S() uint32

+ func (i AddSubShiftedReg) Sf() uint32

+ func (i AddSubShiftedReg) Shift() uint32

+ type AddSubWithCarry uint32

+ func (i AddSubWithCarry) Group1() uint32

+ func (i AddSubWithCarry) Op() uint32

+ func (i AddSubWithCarry) Opcode2() uint32

+ func (i AddSubWithCarry) Rd() uint32

+ func (i AddSubWithCarry) Rm() uint32

+ func (i AddSubWithCarry) Rn() uint32

+ func (i AddSubWithCarry) S() uint32

+ func (i AddSubWithCarry) Sf() uint32

+ type Bitfield uint32

+ func (i Bitfield) Group1() uint32

+ func (i Bitfield) Immr() uint32

+ func (i Bitfield) Imms() uint32

+ func (i Bitfield) N() uint32

+ func (i Bitfield) Opc() uint32

+ func (i Bitfield) Rd() uint32

+ func (i Bitfield) Rn() uint32

+ func (i Bitfield) Sf() uint32

+ type CompareBranchImm uint32

+ func (i CompareBranchImm) Imm() int32

+ func (i CompareBranchImm) Op() uint32

+ func (i CompareBranchImm) Opcode() uint32

+ func (i CompareBranchImm) Rt() uint32

+ func (i CompareBranchImm) Sf() uint32

+ type Condition uint32

+ const COND_AL

+ const COND_CC

+ const COND_CS

+ const COND_EQ

+ const COND_GE

+ const COND_GT

+ const COND_HI

+ const COND_LE

+ const COND_LS

+ const COND_LT

+ const COND_MI

+ const COND_NE

+ const COND_NV

+ const COND_PL

+ const COND_VC

+ const COND_VS

+ const END_CONDITION

+ func (c Condition) String() string

+ type ConditionalBranchImm uint32

+ func (i ConditionalBranchImm) Cond() uint32

+ func (i ConditionalBranchImm) Imm() int32

+ func (i ConditionalBranchImm) O0() uint32

+ func (i ConditionalBranchImm) O1() uint32

+ func (i ConditionalBranchImm) Opcode() uint32

+ func (i ConditionalBranchImm) String() string

+ type ConditionalCompareImm uint32

+ func (i ConditionalCompareImm) Cond() uint32

+ func (i ConditionalCompareImm) Group1() uint32

+ func (i ConditionalCompareImm) Group2() uint32

+ func (i ConditionalCompareImm) Imm() uint32

+ func (i ConditionalCompareImm) Nzcv() uint32

+ func (i ConditionalCompareImm) O2() uint32

+ func (i ConditionalCompareImm) O3() uint32

+ func (i ConditionalCompareImm) Op() uint32

+ func (i ConditionalCompareImm) Rn() uint32

+ func (i ConditionalCompareImm) S() uint32

+ func (i ConditionalCompareImm) Sf() uint32

+ type ConditionalCompareReg uint32

+ func (i ConditionalCompareReg) Cond() uint32

+ func (i ConditionalCompareReg) Group1() uint32

+ func (i ConditionalCompareReg) Group2() uint32

+ func (i ConditionalCompareReg) Nzcv() uint32

+ func (i ConditionalCompareReg) O2() uint32

+ func (i ConditionalCompareReg) O3() uint32

+ func (i ConditionalCompareReg) Op() uint32

+ func (i ConditionalCompareReg) Rm() uint32

+ func (i ConditionalCompareReg) Rn() uint32

+ func (i ConditionalCompareReg) S() uint32

+ func (i ConditionalCompareReg) Sf() uint32

+ type ConditionalSelect uint32

+ func (i ConditionalSelect) Cond() uint32

+ func (i ConditionalSelect) Group1() uint32

+ func (i ConditionalSelect) Op() uint32

+ func (i ConditionalSelect) Op2() uint32

+ func (i ConditionalSelect) Rd() uint32

+ func (i ConditionalSelect) Rm() uint32

+ func (i ConditionalSelect) Rn() uint32

+ func (i ConditionalSelect) S() uint32

+ func (i ConditionalSelect) Sf() uint32

+ type Cryptographic2RegSha uint32

+ func (i Cryptographic2RegSha) Group1() uint32

+ func (i Cryptographic2RegSha) Group2() uint32

+ func (i Cryptographic2RegSha) Group3() uint32

+ func (i Cryptographic2RegSha) Opcode() uint32

+ func (i Cryptographic2RegSha) Rd() uint32

+ func (i Cryptographic2RegSha) Rn() uint32

+ func (i Cryptographic2RegSha) Size() uint32

+ type Cryptographic3RegSha uint32

+ func (i Cryptographic3RegSha) Group1() uint32

+ func (i Cryptographic3RegSha) Group2() uint32

+ func (i Cryptographic3RegSha) Group3() uint32

+ func (i Cryptographic3RegSha) Group4() uint32

+ func (i Cryptographic3RegSha) Opcode() uint32

+ func (i Cryptographic3RegSha) Rd() uint32

+ func (i Cryptographic3RegSha) Rm() uint32

+ func (i Cryptographic3RegSha) Rn() uint32

+ func (i Cryptographic3RegSha) Size() uint32

+ type CryptographicAes uint32

+ func (i CryptographicAes) Group1() uint32

+ func (i CryptographicAes) Group2() uint32

+ func (i CryptographicAes) Group3() uint32

+ func (i CryptographicAes) Opcode() uint32

+ func (i CryptographicAes) Rd() uint32

+ func (i CryptographicAes) Rn() uint32

+ func (i CryptographicAes) Size() uint32

+ type DataProcessing1 uint32

+ func (i DataProcessing1) Group1() uint32

+ func (i DataProcessing1) Group2() uint32

+ func (i DataProcessing1) Opcode() uint32

+ func (i DataProcessing1) Opcode2() uint32

+ func (i DataProcessing1) Rd() uint32

+ func (i DataProcessing1) Rn() uint32

+ func (i DataProcessing1) S() uint32

+ func (i DataProcessing1) Sf() uint32

+ type DataProcessing2 uint32

+ func (i DataProcessing2) Group1() uint32

+ func (i DataProcessing2) Group2() uint32

+ func (i DataProcessing2) Opcode() uint32

+ func (i DataProcessing2) Rd() uint32

+ func (i DataProcessing2) Rm() uint32

+ func (i DataProcessing2) Rn() uint32

+ func (i DataProcessing2) S() uint32

+ func (i DataProcessing2) Sf() uint32

+ type DataProcessing3 uint32

+ func (i DataProcessing3) Group1() uint32

+ func (i DataProcessing3) O0() uint32

+ func (i DataProcessing3) Op31() uint32

+ func (i DataProcessing3) Op54() uint32

+ func (i DataProcessing3) Ra() uint32

+ func (i DataProcessing3) Rd() uint32

+ func (i DataProcessing3) Rm() uint32

+ func (i DataProcessing3) Rn() uint32

+ func (i DataProcessing3) Sf() uint32

+ type ExceptionGeneration uint32

+ func (i ExceptionGeneration) Imm() uint32

+ func (i ExceptionGeneration) Ll() uint32

+ func (i ExceptionGeneration) Op2() uint32

+ func (i ExceptionGeneration) Opc() uint32

+ func (i ExceptionGeneration) Opcode() uint32

+ type Extract uint32

+ func (i Extract) Group1() uint32

+ func (i Extract) Imms() uint32

+ func (i Extract) N() uint32

+ func (i Extract) O0() uint32

+ func (i Extract) Op21() uint32

+ func (i Extract) Rd() uint32

+ func (i Extract) Rm() uint32

+ func (i Extract) Rn() uint32

+ func (i Extract) Sf() uint32

+ type FloatingCompare uint32

+ func (i FloatingCompare) Group1() uint32

+ func (i FloatingCompare) Group2() uint32

+ func (i FloatingCompare) Group3() uint32

+ func (i FloatingCompare) Group4() uint32

+ func (i FloatingCompare) M() uint32

+ func (i FloatingCompare) Op() uint32

+ func (i FloatingCompare) Opcode2() uint32

+ func (i FloatingCompare) Rm() uint32

+ func (i FloatingCompare) Rn() uint32

+ func (i FloatingCompare) S() uint32

+ func (i FloatingCompare) Type() uint32

+ type FloatingConditionalCompare uint32

+ func (i FloatingConditionalCompare) Cond() uint32

+ func (i FloatingConditionalCompare) Group1() uint32

+ func (i FloatingConditionalCompare) Group2() uint32

+ func (i FloatingConditionalCompare) Group3() uint32

+ func (i FloatingConditionalCompare) Group4() uint32

+ func (i FloatingConditionalCompare) M() uint32

+ func (i FloatingConditionalCompare) Nzvb() uint32

+ func (i FloatingConditionalCompare) Op() uint32

+ func (i FloatingConditionalCompare) Rm() uint32

+ func (i FloatingConditionalCompare) Rn() uint32

+ func (i FloatingConditionalCompare) S() uint32

+ func (i FloatingConditionalCompare) Type() uint32

+ type FloatingConditionalSelect uint32

+ func (i FloatingConditionalSelect) Cond() uint32

+ func (i FloatingConditionalSelect) Group1() uint32

+ func (i FloatingConditionalSelect) Group2() uint32

+ func (i FloatingConditionalSelect) Group3() uint32

+ func (i FloatingConditionalSelect) Group4() uint32

+ func (i FloatingConditionalSelect) M() uint32

+ func (i FloatingConditionalSelect) Rd() uint32

+ func (i FloatingConditionalSelect) Rm() uint32

+ func (i FloatingConditionalSelect) Rn() uint32

+ func (i FloatingConditionalSelect) S() uint32

+ func (i FloatingConditionalSelect) Type() uint32

+ type FloatingDataProcessing1 uint32

+ func (i FloatingDataProcessing1) Group1() uint32

+ func (i FloatingDataProcessing1) Group2() uint32

+ func (i FloatingDataProcessing1) Group3() uint32

+ func (i FloatingDataProcessing1) Group4() uint32

+ func (i FloatingDataProcessing1) M() uint32

+ func (i FloatingDataProcessing1) Opcode() uint32

+ func (i FloatingDataProcessing1) Rd() uint32

+ func (i FloatingDataProcessing1) Rn() uint32

+ func (i FloatingDataProcessing1) S() uint32

+ func (i FloatingDataProcessing1) Type() uint32

+ type FloatingDataProcessing2 uint32

+ func (i FloatingDataProcessing2) Group1() uint32

+ func (i FloatingDataProcessing2) Group2() uint32

+ func (i FloatingDataProcessing2) Group3() uint32

+ func (i FloatingDataProcessing2) Group4() uint32

+ func (i FloatingDataProcessing2) M() uint32

+ func (i FloatingDataProcessing2) Opcode() uint32

+ func (i FloatingDataProcessing2) Rd() uint32

+ func (i FloatingDataProcessing2) Rm() uint32

+ func (i FloatingDataProcessing2) Rn() uint32

+ func (i FloatingDataProcessing2) S() uint32

+ func (i FloatingDataProcessing2) Type() uint32

+ type FloatingDataProcessing3 uint32

+ func (i FloatingDataProcessing3) Group1() uint32

+ func (i FloatingDataProcessing3) Group2() uint32

+ func (i FloatingDataProcessing3) M() uint32

+ func (i FloatingDataProcessing3) O0() uint32

+ func (i FloatingDataProcessing3) O1() uint32

+ func (i FloatingDataProcessing3) Ra() uint32

+ func (i FloatingDataProcessing3) Rd() uint32

+ func (i FloatingDataProcessing3) Rm() uint32

+ func (i FloatingDataProcessing3) Rn() uint32

+ func (i FloatingDataProcessing3) S() uint32

+ func (i FloatingDataProcessing3) Type() uint32

+ type FloatingFixedConversion uint32

+ func (i FloatingFixedConversion) Group1() uint32

+ func (i FloatingFixedConversion) Group2() uint32

+ func (i FloatingFixedConversion) Group3() uint32

+ func (i FloatingFixedConversion) Mode() uint32

+ func (i FloatingFixedConversion) Opcode() uint32

+ func (i FloatingFixedConversion) Rd() uint32

+ func (i FloatingFixedConversion) Rn() uint32

+ func (i FloatingFixedConversion) S() uint32

+ func (i FloatingFixedConversion) Scale() uint32

+ func (i FloatingFixedConversion) Sf() uint32

+ func (i FloatingFixedConversion) Type() uint32

+ type FloatingImm uint32

+ func (i FloatingImm) Group1() uint32

+ func (i FloatingImm) Group2() uint32

+ func (i FloatingImm) Group3() uint32

+ func (i FloatingImm) Group4() uint32

+ func (i FloatingImm) Imm5() uint32

+ func (i FloatingImm) Imm8() uint32

+ func (i FloatingImm) M() uint32

+ func (i FloatingImm) Rd() uint32

+ func (i FloatingImm) S() uint32

+ func (i FloatingImm) Type() uint32

+ type FloatingIntegerConversion uint32

+ func (i FloatingIntegerConversion) Group1() uint32

+ func (i FloatingIntegerConversion) Group2() uint32

+ func (i FloatingIntegerConversion) Group3() uint32

+ func (i FloatingIntegerConversion) Group4() uint32

+ func (i FloatingIntegerConversion) Opcode() uint32

+ func (i FloatingIntegerConversion) Rd() uint32

+ func (i FloatingIntegerConversion) Rmode() uint32

+ func (i FloatingIntegerConversion) Rn() uint32

+ func (i FloatingIntegerConversion) S() uint32

+ func (i FloatingIntegerConversion) Sf() uint32

+ func (i FloatingIntegerConversion) Type() uint32

+ type Group uint32

+ const END_GROUP

+ const GROUP_BRANCH_EXCEPTION_SYSTEM

+ const GROUP_DATA_PROCESSING_IMM

+ const GROUP_DATA_PROCESSING_REG

+ const GROUP_DATA_PROCESSING_SIMD

+ const GROUP_DATA_PROCESSING_SIMD2

+ const GROUP_LOAD_STORE

+ const GROUP_UNALLOCATED

+ type Instruction struct

+ type InstructionOperand struct

+ DataSize uint32

+ ElementSize uint32

+ Extend ShiftType

+ Immediate uint64

+ Index uint32

+ OpClass OperandClass

+ Reg [5]uint32

+ Scale uint32

+ ShiftType ShiftType

+ ShiftValue uint32

+ ShiftValueUsed uint32

+ SignedImm uint32

+ func (op InstructionOperand) String() string

+ type LdstExclusive uint32

+ func (i LdstExclusive) Group1() uint32

+ func (i LdstExclusive) L() uint32

+ func (i LdstExclusive) O0() uint32

+ func (i LdstExclusive) O1() uint32

+ func (i LdstExclusive) O2() uint32

+ func (i LdstExclusive) Rn() uint32

+ func (i LdstExclusive) Rs() uint32

+ func (i LdstExclusive) Rt() uint32

+ func (i LdstExclusive) Rt2() uint32

+ func (i LdstExclusive) Size() uint32

+ type LdstNoAllocPair uint32

+ func (i LdstNoAllocPair) Group1() uint32

+ func (i LdstNoAllocPair) Group2() uint32

+ func (i LdstNoAllocPair) Imm() int32

+ func (i LdstNoAllocPair) L() uint32

+ func (i LdstNoAllocPair) Opc() uint32

+ func (i LdstNoAllocPair) Rn() uint32

+ func (i LdstNoAllocPair) Rt() uint32

+ func (i LdstNoAllocPair) Rt2() uint32

+ func (i LdstNoAllocPair) V() uint32

+ type LdstRegImmPac uint32

+ func (i LdstRegImmPac) Group1() uint32

+ func (i LdstRegImmPac) Group2() uint32

+ func (i LdstRegImmPac) Group3() uint32

+ func (i LdstRegImmPac) Group4() uint32

+ func (i LdstRegImmPac) Imm() uint32

+ func (i LdstRegImmPac) M() uint32

+ func (i LdstRegImmPac) Rn() uint32

+ func (i LdstRegImmPac) Rt() uint32

+ func (i LdstRegImmPac) S() uint32

+ func (i LdstRegImmPac) Size() uint32

+ func (i LdstRegImmPac) V() uint32

+ func (i LdstRegImmPac) W() uint32

+ type LdstRegImmPostIdx uint32

+ func (i LdstRegImmPostIdx) Group1() uint32

+ func (i LdstRegImmPostIdx) Group2() uint32

+ func (i LdstRegImmPostIdx) Group3() uint32

+ func (i LdstRegImmPostIdx) Group4() uint32

+ func (i LdstRegImmPostIdx) Imm() uint32

+ func (i LdstRegImmPostIdx) Opc() uint32

+ func (i LdstRegImmPostIdx) Rn() uint32

+ func (i LdstRegImmPostIdx) Rt() uint32

+ func (i LdstRegImmPostIdx) Size() uint32

+ func (i LdstRegImmPostIdx) V() uint32

+ type LdstRegImmPreIdx uint32

+ func (i LdstRegImmPreIdx) Group1() uint32

+ func (i LdstRegImmPreIdx) Group2() uint32

+ func (i LdstRegImmPreIdx) Group3() uint32

+ func (i LdstRegImmPreIdx) Group4() uint32

+ func (i LdstRegImmPreIdx) Imm() int32

+ func (i LdstRegImmPreIdx) Opc() uint32

+ func (i LdstRegImmPreIdx) Rn() uint32

+ func (i LdstRegImmPreIdx) Rt() uint32

+ func (i LdstRegImmPreIdx) Size() uint32

+ func (i LdstRegImmPreIdx) V() uint32

+ type LdstRegPairOffset uint32

+ func (i LdstRegPairOffset) Group1() uint32

+ func (i LdstRegPairOffset) Group2() uint32

+ func (i LdstRegPairOffset) Imm() int32

+ func (i LdstRegPairOffset) L() uint32

+ func (i LdstRegPairOffset) Opc() uint32

+ func (i LdstRegPairOffset) Rn() uint32

+ func (i LdstRegPairOffset) Rt() uint32

+ func (i LdstRegPairOffset) Rt2() uint32

+ func (i LdstRegPairOffset) V() uint32

+ type LdstRegPairPostIdx uint32

+ func (i LdstRegPairPostIdx) Group1() uint32

+ func (i LdstRegPairPostIdx) Group2() uint32

+ func (i LdstRegPairPostIdx) Group3() uint32

+ func (i LdstRegPairPostIdx) Group4() uint32

+ func (i LdstRegPairPostIdx) Imm() int32

+ func (i LdstRegPairPostIdx) Opc() uint32

+ func (i LdstRegPairPostIdx) Rn() uint32

+ func (i LdstRegPairPostIdx) Rt() uint32

+ func (i LdstRegPairPostIdx) Size() uint32

+ func (i LdstRegPairPostIdx) V() uint32

+ type LdstRegPairPreIdx uint32

+ func (i LdstRegPairPreIdx) Group1() uint32

+ func (i LdstRegPairPreIdx) Group2() uint32

+ func (i LdstRegPairPreIdx) Imm() uint32

+ func (i LdstRegPairPreIdx) L() uint32

+ func (i LdstRegPairPreIdx) Opc() uint32

+ func (i LdstRegPairPreIdx) Rn() uint32

+ func (i LdstRegPairPreIdx) Rt() uint32

+ func (i LdstRegPairPreIdx) Rt2() uint32

+ func (i LdstRegPairPreIdx) V() uint32

+ type LdstRegRegOffset uint32

+ func (i LdstRegRegOffset) Group1() uint32

+ func (i LdstRegRegOffset) Group2() uint32

+ func (i LdstRegRegOffset) Group3() uint32

+ func (i LdstRegRegOffset) Group4() uint32

+ func (i LdstRegRegOffset) Opc() uint32

+ func (i LdstRegRegOffset) Option() uint32

+ func (i LdstRegRegOffset) Rm() uint32

+ func (i LdstRegRegOffset) Rn() uint32

+ func (i LdstRegRegOffset) Rt() uint32

+ func (i LdstRegRegOffset) S() uint32

+ func (i LdstRegRegOffset) Size() uint32

+ func (i LdstRegRegOffset) V() uint32

+ type LdstRegUnscaledImm uint32

+ func (i LdstRegUnscaledImm) Group1() uint32

+ func (i LdstRegUnscaledImm) Group2() uint32

+ func (i LdstRegUnscaledImm) Group3() uint32

+ func (i LdstRegUnscaledImm) Group4() uint32

+ func (i LdstRegUnscaledImm) Imm() int32

+ func (i LdstRegUnscaledImm) Opc() uint32

+ func (i LdstRegUnscaledImm) Rn() uint32

+ func (i LdstRegUnscaledImm) Rt() uint32

+ func (i LdstRegUnscaledImm) Size() uint32

+ func (i LdstRegUnscaledImm) V() uint32

+ type LdstRegUnsignedImm uint32

+ func (i LdstRegUnsignedImm) Group1() uint32

+ func (i LdstRegUnsignedImm) Group2() uint32

+ func (i LdstRegUnsignedImm) Imm() uint32

+ func (i LdstRegUnsignedImm) Opc() uint32

+ func (i LdstRegUnsignedImm) Rn() uint32

+ func (i LdstRegUnsignedImm) Rt() uint32

+ func (i LdstRegUnsignedImm) Size() uint32

+ func (i LdstRegUnsignedImm) V() uint32

+ type LdstRegisterUnpriv uint32

+ func (i LdstRegisterUnpriv) Group1() uint32

+ func (i LdstRegisterUnpriv) Group2() uint32

+ func (i LdstRegisterUnpriv) Group3() uint32

+ func (i LdstRegisterUnpriv) Group4() uint32

+ func (i LdstRegisterUnpriv) Imm() int32

+ func (i LdstRegisterUnpriv) Opc() uint32

+ func (i LdstRegisterUnpriv) Rn() uint32

+ func (i LdstRegisterUnpriv) Rt() uint32

+ func (i LdstRegisterUnpriv) Size() uint32

+ func (i LdstRegisterUnpriv) V() uint32

+ type LdstTags uint32

+ func (i LdstTags) Anon0() uint32

+ func (i LdstTags) Anon1() uint32

+ func (i LdstTags) Imm9() uint32

+ func (i LdstTags) Op2() uint32

+ func (i LdstTags) Opc() uint32

+ func (i LdstTags) Rn() uint32

+ func (i LdstTags) Rt() uint32

+ type LoadRegisterLiteral uint32

+ func (i LoadRegisterLiteral) Group1() uint32

+ func (i LoadRegisterLiteral) Group2() uint32

+ func (i LoadRegisterLiteral) Imm() int32

+ func (i LoadRegisterLiteral) Opc() uint32

+ func (i LoadRegisterLiteral) Rt() uint32

+ func (i LoadRegisterLiteral) String() string

+ func (i LoadRegisterLiteral) V() uint32

+ type LogicalImm uint32

+ func (i LogicalImm) Group1() uint32

+ func (i LogicalImm) Immr() uint32

+ func (i LogicalImm) Imms() uint32

+ func (i LogicalImm) N() uint32

+ func (i LogicalImm) Opc() uint32

+ func (i LogicalImm) Rd() uint32

+ func (i LogicalImm) Rn() uint32

+ func (i LogicalImm) Sf() uint32

+ type LogicalShiftedReg uint32

+ func (i LogicalShiftedReg) Group1() uint32

+ func (i LogicalShiftedReg) Imm() uint32

+ func (i LogicalShiftedReg) N() uint32

+ func (i LogicalShiftedReg) Opc() uint32

+ func (i LogicalShiftedReg) Rd() uint32

+ func (i LogicalShiftedReg) Rm() uint32

+ func (i LogicalShiftedReg) Rn() uint32

+ func (i LogicalShiftedReg) Sf() uint32

+ func (i LogicalShiftedReg) Shift() uint32

+ type MoveWideImm uint32

+ func (i MoveWideImm) Group1() uint32

+ func (i MoveWideImm) Hw() uint32

+ func (i MoveWideImm) Imm() uint32

+ func (i MoveWideImm) Opc() uint32

+ func (i MoveWideImm) Rd() uint32

+ func (i MoveWideImm) Sf() uint32

+ type OperandClass uint32

+ const CONDITION

+ const FIMM32

+ const IMM32

+ const IMM64

+ const IMPLEMENTATION_SPECIFIC

+ const LABEL

+ const MEM_EXTENDED

+ const MEM_OFFSET

+ const MEM_POST_IDX

+ const MEM_PRE_IDX

+ const MEM_REG

+ const MULTI_REG

+ const NONE

+ const REG

+ const SYS_REG

+ type Operation uint32

+ const AMD64_END_TYPE

+ const ARM64_ABS

+ const ARM64_ADC

+ const ARM64_ADCS

+ const ARM64_ADD

+ const ARM64_ADDG

+ const ARM64_ADDHN

+ const ARM64_ADDHN2

+ const ARM64_ADDP

+ const ARM64_ADDS

+ const ARM64_ADDV

+ const ARM64_ADR

+ const ARM64_ADRP

+ const ARM64_AESD

+ const ARM64_AESE

+ const ARM64_AESIMC

+ const ARM64_AESMC

+ const ARM64_AND

+ const ARM64_ANDS

+ const ARM64_ASR

+ const ARM64_AT

+ const ARM64_AUTDA

+ const ARM64_AUTDB

+ const ARM64_AUTDZA

+ const ARM64_AUTDZB

+ const ARM64_AUTIA

+ const ARM64_AUTIA1716

+ const ARM64_AUTIASP

+ const ARM64_AUTIAZ

+ const ARM64_AUTIB

+ const ARM64_AUTIB1716

+ const ARM64_AUTIBSP

+ const ARM64_AUTIBZ

+ const ARM64_AUTIZA

+ const ARM64_AUTIZB

+ const ARM64_B

+ const ARM64_BFI

+ const ARM64_BFM

+ const ARM64_BFXIL

+ const ARM64_BIC

+ const ARM64_BICS

+ const ARM64_BIF

+ const ARM64_BIT

+ const ARM64_BL

+ const ARM64_BLR

+ const ARM64_BLRAA

+ const ARM64_BLRAAZ

+ const ARM64_BLRAB

+ const ARM64_BLRABZ

+ const ARM64_BR

+ const ARM64_BRAA

+ const ARM64_BRAAZ

+ const ARM64_BRAB

+ const ARM64_BRABZ

+ const ARM64_BRK

+ const ARM64_BSL

+ const ARM64_B_AL

+ const ARM64_B_CC

+ const ARM64_B_CS

+ const ARM64_B_EQ

+ const ARM64_B_GE

+ const ARM64_B_GT

+ const ARM64_B_HI

+ const ARM64_B_LE

+ const ARM64_B_LS

+ const ARM64_B_LT

+ const ARM64_B_MI

+ const ARM64_B_NE

+ const ARM64_B_NV

+ const ARM64_B_PL

+ const ARM64_B_VC

+ const ARM64_B_VS

+ const ARM64_CBNZ

+ const ARM64_CBZ

+ const ARM64_CCMN

+ const ARM64_CCMP

+ const ARM64_CINC

+ const ARM64_CINV

+ const ARM64_CLREX

+ const ARM64_CLS

+ const ARM64_CLZ

+ const ARM64_CMEQ

+ const ARM64_CMGE

+ const ARM64_CMGT

+ const ARM64_CMHI

+ const ARM64_CMHS

+ const ARM64_CMLE

+ const ARM64_CMLT

+ const ARM64_CMN

+ const ARM64_CMP

+ const ARM64_CMPP

+ const ARM64_CMTST

+ const ARM64_CNEG

+ const ARM64_CNT

+ const ARM64_CRC32B

+ const ARM64_CRC32CB

+ const ARM64_CRC32CH

+ const ARM64_CRC32CW

+ const ARM64_CRC32CX

+ const ARM64_CRC32H

+ const ARM64_CRC32W

+ const ARM64_CRC32X

+ const ARM64_CSEL

+ const ARM64_CSET

+ const ARM64_CSETM

+ const ARM64_CSINC

+ const ARM64_CSINV

+ const ARM64_CSNEG

+ const ARM64_DC

+ const ARM64_DCPS1

+ const ARM64_DCPS2

+ const ARM64_DCPS3

+ const ARM64_DMB

+ const ARM64_DRPS

+ const ARM64_DSB

+ const ARM64_DUP

+ const ARM64_EON

+ const ARM64_EOR

+ const ARM64_ERET

+ const ARM64_ERETAA

+ const ARM64_ERETAB

+ const ARM64_ESB

+ const ARM64_EXT

+ const ARM64_EXTR

+ const ARM64_FABD

+ const ARM64_FABS

+ const ARM64_FACGE

+ const ARM64_FACGT

+ const ARM64_FADD

+ const ARM64_FADDP

+ const ARM64_FCCMP

+ const ARM64_FCCMPE

+ const ARM64_FCMEQ

+ const ARM64_FCMGE

+ const ARM64_FCMGT

+ const ARM64_FCMLE

+ const ARM64_FCMLT

+ const ARM64_FCMP

+ const ARM64_FCMPE

+ const ARM64_FCSEL

+ const ARM64_FCTNS

+ const ARM64_FCTNU

+ const ARM64_FCVT

+ const ARM64_FCVTAS

+ const ARM64_FCVTAU

+ const ARM64_FCVTL

+ const ARM64_FCVTL2

+ const ARM64_FCVTMS

+ const ARM64_FCVTMU

+ const ARM64_FCVTN

+ const ARM64_FCVTN2

+ const ARM64_FCVTNS

+ const ARM64_FCVTNU

+ const ARM64_FCVTPS

+ const ARM64_FCVTPU

+ const ARM64_FCVTXN

+ const ARM64_FCVTXN2

+ const ARM64_FCVTZS

+ const ARM64_FCVTZU

+ const ARM64_FDIV

+ const ARM64_FMADD

+ const ARM64_FMAX

+ const ARM64_FMAXNM

+ const ARM64_FMAXNMP

+ const ARM64_FMAXNMV

+ const ARM64_FMAXP

+ const ARM64_FMAXV

+ const ARM64_FMIN

+ const ARM64_FMINNM

+ const ARM64_FMINNMP

+ const ARM64_FMINNMV

+ const ARM64_FMINP

+ const ARM64_FMINV

+ const ARM64_FMLA

+ const ARM64_FMLS

+ const ARM64_FMOV

+ const ARM64_FMSUB

+ const ARM64_FMUL

+ const ARM64_FMULX

+ const ARM64_FNEG

+ const ARM64_FNMADD

+ const ARM64_FNMSUB

+ const ARM64_FNMUL

+ const ARM64_FRECPE

+ const ARM64_FRECPS

+ const ARM64_FRECPX

+ const ARM64_FRINTA

+ const ARM64_FRINTI

+ const ARM64_FRINTM

+ const ARM64_FRINTN

+ const ARM64_FRINTP

+ const ARM64_FRINTX

+ const ARM64_FRINTZ

+ const ARM64_FRSQRTE

+ const ARM64_FRSQRTS

+ const ARM64_FSQRT

+ const ARM64_FSUB

+ const ARM64_GMI

+ const ARM64_HINT

+ const ARM64_HLT

+ const ARM64_HVC

+ const ARM64_IC

+ const ARM64_INS

+ const ARM64_IRG

+ const ARM64_ISB

+ const ARM64_LD1

+ const ARM64_LD1R

+ const ARM64_LD2

+ const ARM64_LD2R

+ const ARM64_LD3

+ const ARM64_LD3R

+ const ARM64_LD4

+ const ARM64_LD4R

+ const ARM64_LDAR

+ const ARM64_LDARB

+ const ARM64_LDARH

+ const ARM64_LDAXP

+ const ARM64_LDAXR

+ const ARM64_LDAXRB

+ const ARM64_LDAXRH

+ const ARM64_LDG

+ const ARM64_LDGM

+ const ARM64_LDNP

+ const ARM64_LDP

+ const ARM64_LDPSW

+ const ARM64_LDR

+ const ARM64_LDRAA

+ const ARM64_LDRAB

+ const ARM64_LDRB

+ const ARM64_LDRH

+ const ARM64_LDRSB

+ const ARM64_LDRSH

+ const ARM64_LDRSW

+ const ARM64_LDTR

+ const ARM64_LDTRB

+ const ARM64_LDTRH

+ const ARM64_LDTRSB

+ const ARM64_LDTRSH

+ const ARM64_LDTRSW

+ const ARM64_LDUR

+ const ARM64_LDURB

+ const ARM64_LDURH

+ const ARM64_LDURSB

+ const ARM64_LDURSH

+ const ARM64_LDURSW

+ const ARM64_LDXP

+ const ARM64_LDXR

+ const ARM64_LDXRB

+ const ARM64_LDXRH

+ const ARM64_LSL

+ const ARM64_LSR

+ const ARM64_MADD

+ const ARM64_MLA

+ const ARM64_MLS

+ const ARM64_MNEG

+ const ARM64_MOV

+ const ARM64_MOVI

+ const ARM64_MOVK

+ const ARM64_MOVN

+ const ARM64_MOVZ

+ const ARM64_MRS

+ const ARM64_MSR

+ const ARM64_MSUB

+ const ARM64_MUL

+ const ARM64_MVN

+ const ARM64_MVNI

+ const ARM64_NEG

+ const ARM64_NEGS

+ const ARM64_NGC

+ const ARM64_NGCS

+ const ARM64_NOP

+ const ARM64_NOT

+ const ARM64_ORN

+ const ARM64_ORR

+ const ARM64_PACDA

+ const ARM64_PACDB

+ const ARM64_PACDZA

+ const ARM64_PACDZB

+ const ARM64_PACIA

+ const ARM64_PACIA1716

+ const ARM64_PACIASP

+ const ARM64_PACIAZ

+ const ARM64_PACIB

+ const ARM64_PACIB1716

+ const ARM64_PACIBSP

+ const ARM64_PACIBZ

+ const ARM64_PACIZA

+ const ARM64_PACIZB

+ const ARM64_PMUL

+ const ARM64_PMULL

+ const ARM64_PMULL2

+ const ARM64_PRFM

+ const ARM64_PRFUM

+ const ARM64_PSBCSYNC

+ const ARM64_RADDHN

+ const ARM64_RADDHN2

+ const ARM64_RBIT

+ const ARM64_RET

+ const ARM64_RETAA

+ const ARM64_RETAB

+ const ARM64_REV

+ const ARM64_REV16

+ const ARM64_REV32

+ const ARM64_REV64

+ const ARM64_ROR

+ const ARM64_RSHRN

+ const ARM64_RSHRN2

+ const ARM64_RSUBHN

+ const ARM64_RSUBHN2

+ const ARM64_SABA

+ const ARM64_SABAL

+ const ARM64_SABAL2

+ const ARM64_SABD

+ const ARM64_SABDL

+ const ARM64_SABDL2

+ const ARM64_SADALP

+ const ARM64_SADDL

+ const ARM64_SADDL2

+ const ARM64_SADDLP

+ const ARM64_SADDLV

+ const ARM64_SADDW

+ const ARM64_SADDW2

+ const ARM64_SBC

+ const ARM64_SBCS

+ const ARM64_SBFIZ

+ const ARM64_SBFM

+ const ARM64_SBFX

+ const ARM64_SCVTF

+ const ARM64_SDIV

+ const ARM64_SEV

+ const ARM64_SEVL

+ const ARM64_SHA1C

+ const ARM64_SHA1H

+ const ARM64_SHA1M

+ const ARM64_SHA1P

+ const ARM64_SHA1SU0

+ const ARM64_SHA1SU1

+ const ARM64_SHA256H

+ const ARM64_SHA256H2

+ const ARM64_SHA256SU0

+ const ARM64_SHA256SU1

+ const ARM64_SHADD

+ const ARM64_SHL

+ const ARM64_SHLL

+ const ARM64_SHLL2

+ const ARM64_SHRN

+ const ARM64_SHRN2

+ const ARM64_SHSUB

+ const ARM64_SLI

+ const ARM64_SMADDL

+ const ARM64_SMAX

+ const ARM64_SMAXP

+ const ARM64_SMAXV

+ const ARM64_SMC

+ const ARM64_SMIN

+ const ARM64_SMINP

+ const ARM64_SMINV

+ const ARM64_SMLAL

+ const ARM64_SMLAL2

+ const ARM64_SMLSL

+ const ARM64_SMLSL2

+ const ARM64_SMNEGL

+ const ARM64_SMOV

+ const ARM64_SMSUBL

+ const ARM64_SMULH

+ const ARM64_SMULL

+ const ARM64_SMULL2

+ const ARM64_SQABS

+ const ARM64_SQADD

+ const ARM64_SQDMLAL

+ const ARM64_SQDMLAL2

+ const ARM64_SQDMLSL

+ const ARM64_SQDMLSL2

+ const ARM64_SQDMULH

+ const ARM64_SQDMULL

+ const ARM64_SQDMULL2

+ const ARM64_SQNEG

+ const ARM64_SQRDMULH

+ const ARM64_SQRSHL

+ const ARM64_SQRSHRN

+ const ARM64_SQRSHRN2

+ const ARM64_SQRSHRUN

+ const ARM64_SQRSHRUN2

+ const ARM64_SQSHL

+ const ARM64_SQSHLU

+ const ARM64_SQSHRN

+ const ARM64_SQSHRN2

+ const ARM64_SQSHRUN

+ const ARM64_SQSHRUN2

+ const ARM64_SQSUB

+ const ARM64_SQXTN

+ const ARM64_SQXTN2

+ const ARM64_SQXTUN

+ const ARM64_SQXTUN2

+ const ARM64_SRHADD

+ const ARM64_SRI

+ const ARM64_SRSHL

+ const ARM64_SRSHR

+ const ARM64_SRSRA

+ const ARM64_SSHL

+ const ARM64_SSHLL

+ const ARM64_SSHLL2

+ const ARM64_SSHR

+ const ARM64_SSRA

+ const ARM64_SSUBL

+ const ARM64_SSUBL2

+ const ARM64_SSUBW

+ const ARM64_SSUBW2

+ const ARM64_ST1

+ const ARM64_ST2

+ const ARM64_ST2G

+ const ARM64_ST3

+ const ARM64_ST4

+ const ARM64_STG

+ const ARM64_STGM

+ const ARM64_STGP

+ const ARM64_STLR

+ const ARM64_STLRB

+ const ARM64_STLRH

+ const ARM64_STLXP

+ const ARM64_STLXR

+ const ARM64_STLXRB

+ const ARM64_STLXRH

+ const ARM64_STNP

+ const ARM64_STP

+ const ARM64_STR

+ const ARM64_STRB

+ const ARM64_STRH

+ const ARM64_STTR

+ const ARM64_STTRB

+ const ARM64_STTRH

+ const ARM64_STUR

+ const ARM64_STURB

+ const ARM64_STURH

+ const ARM64_STXP

+ const ARM64_STXR

+ const ARM64_STXRB

+ const ARM64_STXRH

+ const ARM64_STZ2G

+ const ARM64_STZG

+ const ARM64_STZGM

+ const ARM64_SUB

+ const ARM64_SUBG

+ const ARM64_SUBHN

+ const ARM64_SUBHN2

+ const ARM64_SUBP

+ const ARM64_SUBPS

+ const ARM64_SUBS

+ const ARM64_SUQADD

+ const ARM64_SVC

+ const ARM64_SXTB

+ const ARM64_SXTH

+ const ARM64_SXTW

+ const ARM64_SYS

+ const ARM64_SYSL

+ const ARM64_TBL

+ const ARM64_TBNZ

+ const ARM64_TBX

+ const ARM64_TBZ

+ const ARM64_TLBI

+ const ARM64_TRN1

+ const ARM64_TRN2

+ const ARM64_TST

+ const ARM64_UABA

+ const ARM64_UABAL

+ const ARM64_UABAL2

+ const ARM64_UABD

+ const ARM64_UABDL

+ const ARM64_UABDL2

+ const ARM64_UADALP

+ const ARM64_UADDL

+ const ARM64_UADDL2

+ const ARM64_UADDLP

+ const ARM64_UADDLV

+ const ARM64_UADDW

+ const ARM64_UADDW2

+ const ARM64_UBFIZ

+ const ARM64_UBFM

+ const ARM64_UBFX

+ const ARM64_UCVTF

+ const ARM64_UDIV

+ const ARM64_UHADD

+ const ARM64_UHSUB

+ const ARM64_UMADDL

+ const ARM64_UMAX

+ const ARM64_UMAXP

+ const ARM64_UMAXV

+ const ARM64_UMIN

+ const ARM64_UMINP

+ const ARM64_UMINV

+ const ARM64_UMLAL

+ const ARM64_UMLAL2

+ const ARM64_UMLSL

+ const ARM64_UMLSL2

+ const ARM64_UMNEGL

+ const ARM64_UMOV

+ const ARM64_UMSUBL

+ const ARM64_UMULH

+ const ARM64_UMULL

+ const ARM64_UMULL2

+ const ARM64_UNDEFINED

+ const ARM64_UQADD

+ const ARM64_UQRSHL

+ const ARM64_UQRSHRN

+ const ARM64_UQRSHRN2

+ const ARM64_UQSHL

+ const ARM64_UQSHRN

+ const ARM64_UQSHRN2

+ const ARM64_UQSUB

+ const ARM64_UQXTN

+ const ARM64_UQXTN2

+ const ARM64_URECPE

+ const ARM64_URHADD

+ const ARM64_URSHL

+ const ARM64_URSHR

+ const ARM64_URSQRTE

+ const ARM64_URSRA

+ const ARM64_USHL

+ const ARM64_USHLL

+ const ARM64_USHLL2

+ const ARM64_USHR

+ const ARM64_USQADD

+ const ARM64_USRA

+ const ARM64_USUBL

+ const ARM64_USUBL2

+ const ARM64_USUBW

+ const ARM64_USUBW2

+ const ARM64_UXTB

+ const ARM64_UXTH

+ const ARM64_UZP1

+ const ARM64_UZP2

+ const ARM64_WFE

+ const ARM64_WFI

+ const ARM64_XPACD

+ const ARM64_XPACI

+ const ARM64_XPACLRI

+ const ARM64_XTN

+ const ARM64_XTN2

+ const ARM64_YIELD

+ const ARM64_ZIP1

+ const ARM64_ZIP2

+ func (o Operation) String() string

+ type PcRelAddressing uint32

+ func (i PcRelAddressing) Group1() uint32

+ func (i PcRelAddressing) Immhi() int32

+ func (i PcRelAddressing) Immlo() uint32

+ func (i PcRelAddressing) Op() uint32

+ func (i PcRelAddressing) Rd() uint32

+ type PointerAuth uint32

+ func (i PointerAuth) Group1() uint32

+ func (i PointerAuth) Group2() uint32

+ func (i PointerAuth) Rd() uint32

+ func (i PointerAuth) Rn() uint32

+ func (i PointerAuth) Z() uint32

+ type Register uint32

+ const REG_B0

+ const REG_B1

+ const REG_B10

+ const REG_B11

+ const REG_B12

+ const REG_B13

+ const REG_B14

+ const REG_B15

+ const REG_B16

+ const REG_B17

+ const REG_B18

+ const REG_B19

+ const REG_B2

+ const REG_B20

+ const REG_B21

+ const REG_B22

+ const REG_B23

+ const REG_B24

+ const REG_B25

+ const REG_B26

+ const REG_B27

+ const REG_B28

+ const REG_B29

+ const REG_B3

+ const REG_B30

+ const REG_B31

+ const REG_B4

+ const REG_B5

+ const REG_B6

+ const REG_B7

+ const REG_B8

+ const REG_B9

+ const REG_BZR

+ const REG_D0

+ const REG_D1

+ const REG_D10

+ const REG_D11

+ const REG_D12

+ const REG_D13

+ const REG_D14

+ const REG_D15

+ const REG_D16

+ const REG_D17

+ const REG_D18

+ const REG_D19

+ const REG_D2

+ const REG_D20

+ const REG_D21

+ const REG_D22

+ const REG_D23

+ const REG_D24

+ const REG_D25

+ const REG_D26

+ const REG_D27

+ const REG_D28

+ const REG_D29

+ const REG_D3

+ const REG_D30

+ const REG_D31

+ const REG_D4

+ const REG_D5

+ const REG_D6

+ const REG_D7

+ const REG_D8

+ const REG_D9

+ const REG_DZR

+ const REG_END

+ const REG_H0

+ const REG_H1

+ const REG_H10

+ const REG_H11

+ const REG_H12

+ const REG_H13

+ const REG_H14

+ const REG_H15

+ const REG_H16

+ const REG_H17

+ const REG_H18

+ const REG_H19

+ const REG_H2

+ const REG_H20

+ const REG_H21

+ const REG_H22

+ const REG_H23

+ const REG_H24

+ const REG_H25

+ const REG_H26

+ const REG_H27

+ const REG_H28

+ const REG_H29

+ const REG_H3

+ const REG_H30

+ const REG_H31

+ const REG_H4

+ const REG_H5

+ const REG_H6

+ const REG_H7

+ const REG_H8

+ const REG_H9

+ const REG_HZR

+ const REG_NONE

+ const REG_PF0

+ const REG_PF1

+ const REG_PF10

+ const REG_PF11

+ const REG_PF12

+ const REG_PF13

+ const REG_PF14

+ const REG_PF15

+ const REG_PF16

+ const REG_PF17

+ const REG_PF18

+ const REG_PF19

+ const REG_PF2

+ const REG_PF20

+ const REG_PF21

+ const REG_PF22

+ const REG_PF23

+ const REG_PF24

+ const REG_PF25

+ const REG_PF26

+ const REG_PF27

+ const REG_PF28

+ const REG_PF29

+ const REG_PF3

+ const REG_PF30

+ const REG_PF31

+ const REG_PF4

+ const REG_PF5

+ const REG_PF6

+ const REG_PF7

+ const REG_PF8

+ const REG_PF9

+ const REG_Q0

+ const REG_Q1

+ const REG_Q10

+ const REG_Q11

+ const REG_Q12

+ const REG_Q13

+ const REG_Q14

+ const REG_Q15

+ const REG_Q16

+ const REG_Q17

+ const REG_Q18

+ const REG_Q19

+ const REG_Q2

+ const REG_Q20

+ const REG_Q21

+ const REG_Q22

+ const REG_Q23

+ const REG_Q24

+ const REG_Q25

+ const REG_Q26

+ const REG_Q27

+ const REG_Q28

+ const REG_Q29

+ const REG_Q3

+ const REG_Q30

+ const REG_Q31

+ const REG_Q4

+ const REG_Q5

+ const REG_Q6

+ const REG_Q7

+ const REG_Q8

+ const REG_Q9

+ const REG_QZR

+ const REG_S0

+ const REG_S1

+ const REG_S10

+ const REG_S11

+ const REG_S12

+ const REG_S13

+ const REG_S14

+ const REG_S15

+ const REG_S16

+ const REG_S17

+ const REG_S18

+ const REG_S19

+ const REG_S2

+ const REG_S20

+ const REG_S21

+ const REG_S22

+ const REG_S23

+ const REG_S24

+ const REG_S25

+ const REG_S26

+ const REG_S27

+ const REG_S28

+ const REG_S29

+ const REG_S3

+ const REG_S30

+ const REG_S31

+ const REG_S4

+ const REG_S5

+ const REG_S6

+ const REG_S7

+ const REG_S8

+ const REG_S9

+ const REG_SP

+ const REG_SZR

+ const REG_V0

+ const REG_V1

+ const REG_V10

+ const REG_V11

+ const REG_V12

+ const REG_V13

+ const REG_V14

+ const REG_V15

+ const REG_V16

+ const REG_V17

+ const REG_V18

+ const REG_V19

+ const REG_V2

+ const REG_V20

+ const REG_V21

+ const REG_V22

+ const REG_V23

+ const REG_V24

+ const REG_V25

+ const REG_V26

+ const REG_V27

+ const REG_V28

+ const REG_V29

+ const REG_V3

+ const REG_V30

+ const REG_V31

+ const REG_V4

+ const REG_V5

+ const REG_V6

+ const REG_V7

+ const REG_V8

+ const REG_V9

+ const REG_VZR

+ const REG_W0

+ const REG_W1

+ const REG_W10

+ const REG_W11

+ const REG_W12

+ const REG_W13

+ const REG_W14

+ const REG_W15

+ const REG_W16

+ const REG_W17

+ const REG_W18

+ const REG_W19

+ const REG_W2

+ const REG_W20

+ const REG_W21

+ const REG_W22

+ const REG_W23

+ const REG_W24

+ const REG_W25

+ const REG_W26

+ const REG_W27

+ const REG_W28

+ const REG_W29

+ const REG_W3

+ const REG_W30

+ const REG_W4

+ const REG_W5

+ const REG_W6

+ const REG_W7

+ const REG_W8

+ const REG_W9

+ const REG_WSP

+ const REG_WZR

+ const REG_X0

+ const REG_X1

+ const REG_X10

+ const REG_X11

+ const REG_X12

+ const REG_X13

+ const REG_X14

+ const REG_X15

+ const REG_X16

+ const REG_X17

+ const REG_X18

+ const REG_X19

+ const REG_X2

+ const REG_X20

+ const REG_X21

+ const REG_X22

+ const REG_X23

+ const REG_X24

+ const REG_X25

+ const REG_X26

+ const REG_X27

+ const REG_X28

+ const REG_X29

+ const REG_X3

+ const REG_X30

+ const REG_X4

+ const REG_X5

+ const REG_X6

+ const REG_X7

+ const REG_X8

+ const REG_X9

+ const REG_XZR

+ func (r Register) String() string

+ type ShiftType uint32

+ const END_SHIFT

+ const SHIFT_ASR

+ const SHIFT_LSL

+ const SHIFT_LSR

+ const SHIFT_MSL

+ const SHIFT_NONE

+ const SHIFT_ROR

+ const SHIFT_SXTB

+ const SHIFT_SXTH

+ const SHIFT_SXTW

+ const SHIFT_SXTX

+ const SHIFT_UXTB

+ const SHIFT_UXTH

+ const SHIFT_UXTW

+ const SHIFT_UXTX

+ func (s ShiftType) String() string

+ type Simd2RegMisc uint32

+ func (i Simd2RegMisc) Group1() uint32

+ func (i Simd2RegMisc) Group2() uint32

+ func (i Simd2RegMisc) Group3() uint32

+ func (i Simd2RegMisc) Group4() uint32

+ func (i Simd2RegMisc) Opcode() uint32

+ func (i Simd2RegMisc) Q() uint32

+ func (i Simd2RegMisc) Rd() uint32

+ func (i Simd2RegMisc) Rn() uint32

+ func (i Simd2RegMisc) Size() uint32

+ func (i Simd2RegMisc) U() uint32

+ type Simd3Different uint32

+ func (i Simd3Different) Group1() uint32

+ func (i Simd3Different) Group2() uint32

+ func (i Simd3Different) Group3() uint32

+ func (i Simd3Different) Group4() uint32

+ func (i Simd3Different) Opcode() uint32

+ func (i Simd3Different) Q() uint32

+ func (i Simd3Different) Rd() uint32

+ func (i Simd3Different) Rm() uint32

+ func (i Simd3Different) Rn() uint32

+ func (i Simd3Different) Size() uint32

+ func (i Simd3Different) U() uint32

+ type Simd3Same uint32

+ func (i Simd3Same) Group1() uint32

+ func (i Simd3Same) Group2() uint32

+ func (i Simd3Same) Group3() uint32

+ func (i Simd3Same) Group4() uint32

+ func (i Simd3Same) Opcode() uint32

+ func (i Simd3Same) Q() uint32

+ func (i Simd3Same) Rd() uint32

+ func (i Simd3Same) Rm() uint32

+ func (i Simd3Same) Rn() uint32

+ func (i Simd3Same) Size() uint32

+ func (i Simd3Same) U() uint32

+ type SimdAcrossLanes uint32

+ func (i SimdAcrossLanes) Group1() uint32

+ func (i SimdAcrossLanes) Group2() uint32

+ func (i SimdAcrossLanes) Group3() uint32

+ func (i SimdAcrossLanes) Group4() uint32

+ func (i SimdAcrossLanes) Opcode() uint32

+ func (i SimdAcrossLanes) Q() uint32

+ func (i SimdAcrossLanes) Rd() uint32

+ func (i SimdAcrossLanes) Rn() uint32

+ func (i SimdAcrossLanes) Size() uint32

+ func (i SimdAcrossLanes) U() uint32

+ type SimdCopy uint32

+ func (i SimdCopy) Group1() uint32

+ func (i SimdCopy) Group2() uint32

+ func (i SimdCopy) Group3() uint32

+ func (i SimdCopy) Group4() uint32

+ func (i SimdCopy) Imm4() uint32

+ func (i SimdCopy) Imm5() uint32

+ func (i SimdCopy) Op() uint32

+ func (i SimdCopy) Q() uint32

+ func (i SimdCopy) Rd() uint32

+ func (i SimdCopy) Rn() uint32

+ type SimdExtract uint32

+ func (i SimdExtract) Group1() uint32

+ func (i SimdExtract) Group2() uint32

+ func (i SimdExtract) Group3() uint32

+ func (i SimdExtract) Group4() uint32

+ func (i SimdExtract) Group5() uint32

+ func (i SimdExtract) Imm() uint32

+ func (i SimdExtract) Op2() uint32

+ func (i SimdExtract) Q() uint32

+ func (i SimdExtract) Rd() uint32

+ func (i SimdExtract) Rm() uint32

+ func (i SimdExtract) Rn() uint32

+ type SimdLdstMult uint32

+ func (i SimdLdstMult) Group1() uint32

+ func (i SimdLdstMult) Group2() uint32

+ func (i SimdLdstMult) Group3() uint32

+ func (i SimdLdstMult) L() uint32

+ func (i SimdLdstMult) Opcode() uint32

+ func (i SimdLdstMult) Q() uint32

+ func (i SimdLdstMult) Rn() uint32

+ func (i SimdLdstMult) Rt() uint32

+ func (i SimdLdstMult) Size() uint32

+ type SimdLdstMultPi uint32

+ func (i SimdLdstMultPi) Group1() uint32

+ func (i SimdLdstMultPi) Group2() uint32

+ func (i SimdLdstMultPi) Group3() uint32

+ func (i SimdLdstMultPi) L() uint32

+ func (i SimdLdstMultPi) Opcode() uint32

+ func (i SimdLdstMultPi) Q() uint32

+ func (i SimdLdstMultPi) Rm() uint32

+ func (i SimdLdstMultPi) Rn() uint32

+ func (i SimdLdstMultPi) Rt() uint32

+ func (i SimdLdstMultPi) Size() uint32

+ type SimdLdstSingle uint32

+ func (i SimdLdstSingle) Group1() uint32

+ func (i SimdLdstSingle) Group2() uint32

+ func (i SimdLdstSingle) Group3() uint32

+ func (i SimdLdstSingle) L() uint32

+ func (i SimdLdstSingle) Opcode() uint32

+ func (i SimdLdstSingle) Q() uint32

+ func (i SimdLdstSingle) R() uint32

+ func (i SimdLdstSingle) Rn() uint32

+ func (i SimdLdstSingle) Rt() uint32

+ func (i SimdLdstSingle) S() uint32

+ func (i SimdLdstSingle) Size() uint32

+ type SimdLdstSinglePi uint32

+ func (i SimdLdstSinglePi) Group1() uint32

+ func (i SimdLdstSinglePi) Group2() uint32

+ func (i SimdLdstSinglePi) L() uint32

+ func (i SimdLdstSinglePi) Opcode() uint32

+ func (i SimdLdstSinglePi) Q() uint32

+ func (i SimdLdstSinglePi) R() uint32

+ func (i SimdLdstSinglePi) Rm() uint32

+ func (i SimdLdstSinglePi) Rn() uint32

+ func (i SimdLdstSinglePi) Rt() uint32

+ func (i SimdLdstSinglePi) S() uint32

+ func (i SimdLdstSinglePi) Size() uint32

+ type SimdModifiedImm uint32

+ func (i SimdModifiedImm) A() uint32

+ func (i SimdModifiedImm) B() uint32

+ func (i SimdModifiedImm) C() uint32

+ func (i SimdModifiedImm) Cmode() uint32

+ func (i SimdModifiedImm) D() uint32

+ func (i SimdModifiedImm) E() uint32

+ func (i SimdModifiedImm) F() uint32

+ func (i SimdModifiedImm) G() uint32

+ func (i SimdModifiedImm) Group1() uint32

+ func (i SimdModifiedImm) Group2() uint32

+ func (i SimdModifiedImm) Group3() uint32

+ func (i SimdModifiedImm) H() uint32

+ func (i SimdModifiedImm) O2() uint32

+ func (i SimdModifiedImm) Op() uint32

+ func (i SimdModifiedImm) Q() uint32

+ func (i SimdModifiedImm) Rd() uint32

+ type SimdPermute uint32

+ func (i SimdPermute) Group1() uint32

+ func (i SimdPermute) Group2() uint32

+ func (i SimdPermute) Group3() uint32

+ func (i SimdPermute) Group4() uint32

+ func (i SimdPermute) Group5() uint32

+ func (i SimdPermute) Opcode() uint32

+ func (i SimdPermute) Q() uint32

+ func (i SimdPermute) Rd() uint32

+ func (i SimdPermute) Rm() uint32

+ func (i SimdPermute) Rn() uint32

+ func (i SimdPermute) Size() uint32

+ type SimdScalar2RegisterMisc uint32

+ func (i SimdScalar2RegisterMisc) Group1() uint32

+ func (i SimdScalar2RegisterMisc) Group2() uint32

+ func (i SimdScalar2RegisterMisc) Group3() uint32

+ func (i SimdScalar2RegisterMisc) Group4() uint32

+ func (i SimdScalar2RegisterMisc) Opcode() uint32

+ func (i SimdScalar2RegisterMisc) Rd() uint32

+ func (i SimdScalar2RegisterMisc) Rn() uint32

+ func (i SimdScalar2RegisterMisc) Size() uint32

+ func (i SimdScalar2RegisterMisc) U() uint32

+ type SimdScalar3Different uint32

+ func (i SimdScalar3Different) Group1() uint32

+ func (i SimdScalar3Different) Group2() uint32

+ func (i SimdScalar3Different) Group3() uint32

+ func (i SimdScalar3Different) Group4() uint32

+ func (i SimdScalar3Different) Opcode() uint32

+ func (i SimdScalar3Different) Rd() uint32

+ func (i SimdScalar3Different) Rm() uint32

+ func (i SimdScalar3Different) Rn() uint32

+ func (i SimdScalar3Different) Size() uint32

+ func (i SimdScalar3Different) U() uint32

+ type SimdScalar3Same uint32

+ func (i SimdScalar3Same) Group1() uint32

+ func (i SimdScalar3Same) Group2() uint32

+ func (i SimdScalar3Same) Group3() uint32

+ func (i SimdScalar3Same) Group4() uint32

+ func (i SimdScalar3Same) Opcode() uint32

+ func (i SimdScalar3Same) Rd() uint32

+ func (i SimdScalar3Same) Rm() uint32

+ func (i SimdScalar3Same) Rn() uint32

+ func (i SimdScalar3Same) Size() uint32

+ func (i SimdScalar3Same) U() uint32

+ type SimdScalarCopy uint32

+ func (i SimdScalarCopy) Group1() uint32

+ func (i SimdScalarCopy) Group2() uint32

+ func (i SimdScalarCopy) Group3() uint32

+ func (i SimdScalarCopy) Group4() uint32

+ func (i SimdScalarCopy) Imm4() uint32

+ func (i SimdScalarCopy) Imm5() uint32

+ func (i SimdScalarCopy) Op() uint32

+ func (i SimdScalarCopy) Rd() uint32

+ func (i SimdScalarCopy) Rn() uint32

+ type SimdScalarPairwise uint32

+ func (i SimdScalarPairwise) Group1() uint32

+ func (i SimdScalarPairwise) Group2() uint32

+ func (i SimdScalarPairwise) Group3() uint32

+ func (i SimdScalarPairwise) Group4() uint32

+ func (i SimdScalarPairwise) Opcode() uint32

+ func (i SimdScalarPairwise) Rd() uint32

+ func (i SimdScalarPairwise) Rn() uint32

+ func (i SimdScalarPairwise) Size() uint32

+ func (i SimdScalarPairwise) U() uint32

+ type SimdScalarShiftByImm uint32

+ func (i SimdScalarShiftByImm) Group1() uint32

+ func (i SimdScalarShiftByImm) Group2() uint32

+ func (i SimdScalarShiftByImm) Group3() uint32

+ func (i SimdScalarShiftByImm) Immb() uint32

+ func (i SimdScalarShiftByImm) Immh() uint32

+ func (i SimdScalarShiftByImm) Opcode() uint32

+ func (i SimdScalarShiftByImm) Rd() uint32

+ func (i SimdScalarShiftByImm) Rn() uint32

+ func (i SimdScalarShiftByImm) U() uint32

+ type SimdScalarXIndexedElement uint32

+ func (i SimdScalarXIndexedElement) Group1() uint32

+ func (i SimdScalarXIndexedElement) Group2() uint32

+ func (i SimdScalarXIndexedElement) Group3() uint32

+ func (i SimdScalarXIndexedElement) H() uint32

+ func (i SimdScalarXIndexedElement) L() uint32

+ func (i SimdScalarXIndexedElement) M() uint32

+ func (i SimdScalarXIndexedElement) Opcode() uint32

+ func (i SimdScalarXIndexedElement) Rd() uint32

+ func (i SimdScalarXIndexedElement) Rm() uint32

+ func (i SimdScalarXIndexedElement) Rn() uint32

+ func (i SimdScalarXIndexedElement) Size() uint32

+ func (i SimdScalarXIndexedElement) U() uint32

+ type SimdShiftByImm uint32

+ func (i SimdShiftByImm) Group1() uint32

+ func (i SimdShiftByImm) Group2() uint32

+ func (i SimdShiftByImm) Group3() uint32

+ func (i SimdShiftByImm) Immb() uint32

+ func (i SimdShiftByImm) Immh() uint32

+ func (i SimdShiftByImm) Opcode() uint32

+ func (i SimdShiftByImm) Q() uint32

+ func (i SimdShiftByImm) Rd() uint32

+ func (i SimdShiftByImm) Rn() uint32

+ func (i SimdShiftByImm) U() uint32

+ type SimdTableLookup uint32

+ func (i SimdTableLookup) Group1() uint32

+ func (i SimdTableLookup) Group2() uint32

+ func (i SimdTableLookup) Group3() uint32

+ func (i SimdTableLookup) Group4() uint32

+ func (i SimdTableLookup) Len() uint32

+ func (i SimdTableLookup) Op() uint32

+ func (i SimdTableLookup) Q() uint32

+ func (i SimdTableLookup) Rd() uint32

+ func (i SimdTableLookup) Rm() uint32

+ func (i SimdTableLookup) Rn() uint32

+ type SimdVectorXIndexedElement uint32

+ func (i SimdVectorXIndexedElement) Group1() uint32

+ func (i SimdVectorXIndexedElement) Group2() uint32

+ func (i SimdVectorXIndexedElement) Group3() uint32

+ func (i SimdVectorXIndexedElement) H() uint32

+ func (i SimdVectorXIndexedElement) L() uint32

+ func (i SimdVectorXIndexedElement) M() uint32

+ func (i SimdVectorXIndexedElement) Opcode() uint32

+ func (i SimdVectorXIndexedElement) Q() uint32

+ func (i SimdVectorXIndexedElement) Rd() uint32

+ func (i SimdVectorXIndexedElement) Rm() uint32

+ func (i SimdVectorXIndexedElement) Rn() uint32

+ func (i SimdVectorXIndexedElement) Size() uint32

+ func (i SimdVectorXIndexedElement) U() uint32

+ type System uint32

+ func (i System) Crm() uint32

+ func (i System) Crn() uint32

+ func (i System) Group1() uint32

+ func (i System) L() uint32

+ func (i System) Op0() uint32

+ func (i System) Op1() uint32

+ func (i System) Op2() uint32

+ func (i System) Rt() uint32

+ type SystemReg uint32

+ const REG_ACTLR_EL1

+ const REG_ACTLR_EL2

+ const REG_ACTLR_EL3

+ const REG_AFSR0_EL1

+ const REG_AFSR0_EL2

+ const REG_AFSR0_EL3

+ const REG_AFSR1_EL1

+ const REG_AFSR1_EL2

+ const REG_AFSR1_EL3

+ const REG_AIDR_EL1

+ const REG_ALLE1

+ const REG_ALLE1IS

+ const REG_ALLE2

+ const REG_ALLE2IS

+ const REG_ALLE3

+ const REG_ALLE3IS

+ const REG_AMAIR_EL1

+ const REG_AMAIR_EL2

+ const REG_AMAIR_EL3

+ const REG_ASIDE1

+ const REG_ASIDE1IS

+ const REG_C0

+ const REG_C1

+ const REG_C10

+ const REG_C11

+ const REG_C12

+ const REG_C13

+ const REG_C14

+ const REG_C15

+ const REG_C2

+ const REG_C3

+ const REG_C4

+ const REG_C5

+ const REG_C6

+ const REG_C7

+ const REG_C8

+ const REG_C9

+ const REG_CCSIDR_EL1

+ const REG_CISW

+ const REG_CIVAC

+ const REG_CLIDR_EL1

+ const REG_CNTFRQ_EL0

+ const REG_CNTHCTL_EL2

+ const REG_CNTHP_CTL_EL2

+ const REG_CNTHP_CVAL_EL2

+ const REG_CNTHP_TVAL_EL2

+ const REG_CNTKCTL_EL1

+ const REG_CNTPCT_EL0

+ const REG_CNTPS_CTL_EL1

+ const REG_CNTPS_CVAL_EL1

+ const REG_CNTPS_TVAL_EL1

+ const REG_CNTP_CTL_EL0

+ const REG_CNTP_CVAL_EL0

+ const REG_CNTP_TVAL_EL0

+ const REG_CNTVCT_EL0

+ const REG_CNTVOFF_EL2

+ const REG_CNTV_CTL_EL0

+ const REG_CNTV_CVAL_EL0

+ const REG_CNTV_TVAL_EL0

+ const REG_CONTEXTIDR_EL1

+ const REG_CPACR_EL1

+ const REG_CPTR_EL2

+ const REG_CPTR_EL3

+ const REG_CSSELR_EL1

+ const REG_CSW

+ const REG_CTR_EL0

+ const REG_CURRENT_EL

+ const REG_CVAC

+ const REG_CVAU

+ const REG_DACR32_EL2

+ const REG_DAIF

+ const REG_DAIFCLR

+ const REG_DAIFSET

+ const REG_DBGAUTHSTATUS_EL1

+ const REG_DBGBCR0_EL1

+ const REG_DBGBCR10_EL1

+ const REG_DBGBCR11_EL1

+ const REG_DBGBCR12_EL1

+ const REG_DBGBCR13_EL1

+ const REG_DBGBCR14_EL1

+ const REG_DBGBCR15_EL1

+ const REG_DBGBCR1_EL1

+ const REG_DBGBCR2_EL1

+ const REG_DBGBCR3_EL1

+ const REG_DBGBCR4_EL1

+ const REG_DBGBCR5_EL1

+ const REG_DBGBCR6_EL1

+ const REG_DBGBCR7_EL1

+ const REG_DBGBCR8_EL1

+ const REG_DBGBCR9_EL1

+ const REG_DBGBVR0_EL1

+ const REG_DBGBVR10_EL1

+ const REG_DBGBVR11_EL1

+ const REG_DBGBVR12_EL1

+ const REG_DBGBVR13_EL1

+ const REG_DBGBVR14_EL1

+ const REG_DBGBVR15_EL1

+ const REG_DBGBVR1_EL1

+ const REG_DBGBVR2_EL1

+ const REG_DBGBVR3_EL1

+ const REG_DBGBVR4_EL1

+ const REG_DBGBVR5_EL1

+ const REG_DBGBVR6_EL1

+ const REG_DBGBVR7_EL1

+ const REG_DBGBVR8_EL1

+ const REG_DBGBVR9_EL1

+ const REG_DBGCLAIMCLR_EL1

+ const REG_DBGCLAIMSET_EL1

+ const REG_DBGDTRRX_EL0

+ const REG_DBGDTRTX_EL0

+ const REG_DBGDTR_EL0

+ const REG_DBGPRCR_EL1

+ const REG_DBGVCR32_EL2

+ const REG_DBGWCR0_EL1

+ const REG_DBGWCR10_EL1

+ const REG_DBGWCR11_EL1

+ const REG_DBGWCR12_EL1

+ const REG_DBGWCR13_EL1

+ const REG_DBGWCR14_EL1

+ const REG_DBGWCR15_EL1

+ const REG_DBGWCR1_EL1

+ const REG_DBGWCR2_EL1

+ const REG_DBGWCR3_EL1

+ const REG_DBGWCR4_EL1

+ const REG_DBGWCR5_EL1

+ const REG_DBGWCR6_EL1

+ const REG_DBGWCR7_EL1

+ const REG_DBGWCR8_EL1

+ const REG_DBGWCR9_EL1

+ const REG_DBGWVR0_EL1

+ const REG_DBGWVR10_EL1

+ const REG_DBGWVR11_EL1

+ const REG_DBGWVR12_EL1

+ const REG_DBGWVR13_EL1

+ const REG_DBGWVR14_EL1

+ const REG_DBGWVR15_EL1

+ const REG_DBGWVR1_EL1

+ const REG_DBGWVR2_EL1

+ const REG_DBGWVR3_EL1

+ const REG_DBGWVR4_EL1

+ const REG_DBGWVR5_EL1

+ const REG_DBGWVR6_EL1

+ const REG_DBGWVR7_EL1

+ const REG_DBGWVR8_EL1

+ const REG_DBGWVR9_EL1

+ const REG_DCZID_EL0

+ const REG_DLR_EL0

+ const REG_DSPSR_EL0

+ const REG_EL1

+ const REG_ELR_EL1

+ const REG_ELR_EL2

+ const REG_ELR_EL3

+ const REG_END_REG

+ const REG_ESR_EL1

+ const REG_ESR_EL2

+ const REG_ESR_EL3

+ const REG_FAR_EL1

+ const REG_FAR_EL2

+ const REG_FAR_EL3

+ const REG_FPCR

+ const REG_FPEXC32_EL2

+ const REG_FPSR

+ const REG_HACR_EL2

+ const REG_HCR_EL2

+ const REG_HPFAR_EL2

+ const REG_HSTR_EL2

+ const REG_IALLU

+ const REG_IALLUIS

+ const REG_ICC_AP0R0_EL1

+ const REG_ICC_AP0R1_EL1

+ const REG_ICC_AP0R2_EL1

+ const REG_ICC_AP0R3_EL1

+ const REG_ICC_AP1R0_EL1

+ const REG_ICC_AP1R1_EL1

+ const REG_ICC_AP1R2_EL1

+ const REG_ICC_AP1R3_EL1

+ const REG_ICC_ASGI1R_EL1

+ const REG_ICC_ASGI1R_EL2

+ const REG_ICC_BPR0_EL1

+ const REG_ICC_BPR1_EL1

+ const REG_ICC_CTLR_EL1

+ const REG_ICC_DIR_EL1

+ const REG_ICC_EOIR0_EL1

+ const REG_ICC_EOIR1_EL1

+ const REG_ICC_HPPIR0_EL1

+ const REG_ICC_HPPIR1_EL1

+ const REG_ICC_HSRE_EL2

+ const REG_ICC_IAR0_EL1

+ const REG_ICC_IAR1_EL1

+ const REG_ICC_IGRPEN0_EL1

+ const REG_ICC_IGRPEN1_EL1

+ const REG_ICC_MCTLR_EL3

+ const REG_ICC_MGRPEN1_EL3

+ const REG_ICC_MSRE_EL3

+ const REG_ICC_PMR_EL1

+ const REG_ICC_RPR_EL1

+ const REG_ICC_SEIEN_EL1

+ const REG_ICC_SGI0R_EL1

+ const REG_ICC_SGI0R_EL2

+ const REG_ICC_SGI1R_EL1

+ const REG_ICC_SRE_EL1

+ const REG_ICH_AP0R0_EL2

+ const REG_ICH_AP0R1_EL2

+ const REG_ICH_AP0R2_EL2

+ const REG_ICH_AP0R3_EL2

+ const REG_ICH_AP1R0_EL2

+ const REG_ICH_AP1R1_EL2

+ const REG_ICH_AP1R2_EL2

+ const REG_ICH_AP1R3_EL2

+ const REG_ICH_AP1R4_EL2

+ const REG_ICH_EISR_EL2

+ const REG_ICH_ELRSR_EL2

+ const REG_ICH_HCR_EL2

+ const REG_ICH_LR0_EL2

+ const REG_ICH_LR10_EL2

+ const REG_ICH_LR11_EL2

+ const REG_ICH_LR12_EL2

+ const REG_ICH_LR13_EL2

+ const REG_ICH_LR14_EL2

+ const REG_ICH_LR15_EL2

+ const REG_ICH_LR1_EL2

+ const REG_ICH_LR2_EL2

+ const REG_ICH_LR3_EL2

+ const REG_ICH_LR4_EL2

+ const REG_ICH_LR5_EL2

+ const REG_ICH_LR6_EL2

+ const REG_ICH_LR7_EL2

+ const REG_ICH_LR8_EL2

+ const REG_ICH_LR9_EL2

+ const REG_ICH_LRC0_EL2

+ const REG_ICH_LRC10_EL2

+ const REG_ICH_LRC11_EL2

+ const REG_ICH_LRC12_EL2

+ const REG_ICH_LRC13_EL2

+ const REG_ICH_LRC14_EL2

+ const REG_ICH_LRC15_EL2

+ const REG_ICH_LRC1_EL2

+ const REG_ICH_LRC2_EL2

+ const REG_ICH_LRC3_EL2

+ const REG_ICH_LRC4_EL2

+ const REG_ICH_LRC5_EL2

+ const REG_ICH_LRC6_EL2

+ const REG_ICH_LRC7_EL2

+ const REG_ICH_LRC8_EL2

+ const REG_ICH_LRC9_EL2

+ const REG_ICH_MISR_EL2

+ const REG_ICH_VMCR_EL2

+ const REG_ICH_VTR_EL2

+ const REG_ID_AA64DFR0_EL1

+ const REG_ID_AA64ISAR0_EL1

+ const REG_ID_AA64ISAR1_EL1

+ const REG_ID_AA64MMFR0_EL1

+ const REG_ID_AA64MMFR1_EL1

+ const REG_ID_AA64PFR0_EL1

+ const REG_ID_AA64PFR1_EL1

+ const REG_ID_AFR0_EL1

+ const REG_ID_DFR0_EL1

+ const REG_ID_ISAR0_EL1

+ const REG_ID_ISAR1_EL1

+ const REG_ID_ISAR2_EL1

+ const REG_ID_ISAR3_EL1

+ const REG_ID_ISAR4_EL1

+ const REG_ID_ISAR5_EL1

+ const REG_ID_MMFR0_EL1

+ const REG_ID_MMFR1_EL1

+ const REG_ID_MMFR2_EL1

+ const REG_ID_MMFR3_EL1

+ const REG_ID_MMFR4_EL1

+ const REG_ID_PFR0_EL1

+ const REG_ID_PFR1_EL1

+ const REG_IFSR32_EL2

+ const REG_IPAS2E1

+ const REG_IPAS2E1IS

+ const REG_IPAS2LE1

+ const REG_IPAS2LE1IS

+ const REG_ISH

+ const REG_ISHLD

+ const REG_ISHST

+ const REG_ISW

+ const REG_IVAC

+ const REG_IVAU

+ const REG_LD

+ const REG_MAIR_EL1

+ const REG_MAIR_EL2

+ const REG_MAIR_EL3

+ const REG_MDCCINT_EL1

+ const REG_MDCCSR_EL0

+ const REG_MDCR_EL2

+ const REG_MDCR_EL3

+ const REG_MDRAR_EL1

+ const REG_MDSCR_EL1

+ const REG_MIDR_EL1

+ const REG_MPIDR_EL1

+ const REG_MVFR0_EL1

+ const REG_MVFR1_EL1

+ const REG_MVFR2_EL1

+ const REG_NSH

+ const REG_NSHLD

+ const REG_NSHST

+ const REG_NUMBER0

+ const REG_NUMBER12

+ const REG_NUMBER4

+ const REG_NUMBER8

+ const REG_NZCV

+ const REG_OSDLR_EL1

+ const REG_OSDTRRX_EL1

+ const REG_OSDTRTX_EL1

+ const REG_OSECCR_EL1

+ const REG_OSH

+ const REG_OSHLD

+ const REG_OSHST

+ const REG_OSLAR_EL1

+ const REG_OSLSR_EL1

+ const REG_PAN

+ const REG_PAR_EL1

+ const REG_PMCCFILTR_EL0

+ const REG_PMCCNTR_EL0

+ const REG_PMCEID0_EL0

+ const REG_PMCEID1_EL0

+ const REG_PMCNTENCLR_EL0

+ const REG_PMCNTENSET_EL0

+ const REG_PMCR_EL0

+ const REG_PMEVCNTR0_EL0

+ const REG_PMEVCNTR10_EL0

+ const REG_PMEVCNTR11_EL0

+ const REG_PMEVCNTR12_EL0

+ const REG_PMEVCNTR13_EL0

+ const REG_PMEVCNTR14_EL0

+ const REG_PMEVCNTR15_EL0

+ const REG_PMEVCNTR16_EL0

+ const REG_PMEVCNTR17_EL0

+ const REG_PMEVCNTR18_EL0

+ const REG_PMEVCNTR19_EL0

+ const REG_PMEVCNTR1_EL0

+ const REG_PMEVCNTR20_EL0

+ const REG_PMEVCNTR21_EL0

+ const REG_PMEVCNTR22_EL0

+ const REG_PMEVCNTR23_EL0

+ const REG_PMEVCNTR24_EL0

+ const REG_PMEVCNTR25_EL0

+ const REG_PMEVCNTR26_EL0

+ const REG_PMEVCNTR27_EL0

+ const REG_PMEVCNTR28_EL0

+ const REG_PMEVCNTR29_EL0

+ const REG_PMEVCNTR2_EL0

+ const REG_PMEVCNTR30_EL0

+ const REG_PMEVCNTR3_EL0

+ const REG_PMEVCNTR4_EL0

+ const REG_PMEVCNTR5_EL0

+ const REG_PMEVCNTR6_EL0

+ const REG_PMEVCNTR7_EL0

+ const REG_PMEVCNTR8_EL0

+ const REG_PMEVCNTR9_EL0

+ const REG_PMEVTYPER0_EL0

+ const REG_PMEVTYPER10_EL0

+ const REG_PMEVTYPER11_EL0

+ const REG_PMEVTYPER12_EL0

+ const REG_PMEVTYPER13_EL0

+ const REG_PMEVTYPER14_EL0

+ const REG_PMEVTYPER15_EL0

+ const REG_PMEVTYPER16_EL0

+ const REG_PMEVTYPER17_EL0

+ const REG_PMEVTYPER18_EL0

+ const REG_PMEVTYPER19_EL0

+ const REG_PMEVTYPER1_EL0

+ const REG_PMEVTYPER20_EL0

+ const REG_PMEVTYPER21_EL0

+ const REG_PMEVTYPER22_EL0

+ const REG_PMEVTYPER23_EL0

+ const REG_PMEVTYPER24_EL0

+ const REG_PMEVTYPER25_EL0

+ const REG_PMEVTYPER26_EL0

+ const REG_PMEVTYPER27_EL0

+ const REG_PMEVTYPER28_EL0

+ const REG_PMEVTYPER29_EL0

+ const REG_PMEVTYPER2_EL0

+ const REG_PMEVTYPER30_EL0

+ const REG_PMEVTYPER3_EL0

+ const REG_PMEVTYPER4_EL0

+ const REG_PMEVTYPER5_EL0

+ const REG_PMEVTYPER6_EL0

+ const REG_PMEVTYPER7_EL0

+ const REG_PMEVTYPER8_EL0

+ const REG_PMEVTYPER9_EL0

+ const REG_PMINTENCLR_EL1

+ const REG_PMINTENSET_EL1

+ const REG_PMOVSCLR_EL0

+ const REG_PMOVSSET_EL0

+ const REG_PMSELR_EL0

+ const REG_PMSWINC_EL0

+ const REG_PMUSERENR_EL0

+ const REG_PMXEVCNTR_EL0

+ const REG_PMXEVTYPER_EL0

+ const REG_REVIDR_EL1

+ const REG_RMR_EL1

+ const REG_RMR_EL2

+ const REG_RMR_EL3

+ const REG_RVBAR_EL1

+ const REG_RVBAR_EL2

+ const REG_RVBAR_EL3

+ const REG_S12E0R

+ const REG_S12E0W

+ const REG_S12E1R

+ const REG_S12E1W

+ const REG_S1E0R

+ const REG_S1E0W

+ const REG_S1E1R

+ const REG_S1E1W

+ const REG_S1E2R

+ const REG_S1E2W

+ const REG_S1E3R

+ const REG_S1E3W

+ const REG_SCR_EL3

+ const REG_SCTLR_EL1

+ const REG_SCTLR_EL2

+ const REG_SCTLR_EL3

+ const REG_SDER32_EL3

+ const REG_SPSEL

+ const REG_SPSR_ABT

+ const REG_SPSR_EL1

+ const REG_SPSR_EL2

+ const REG_SPSR_EL3

+ const REG_SPSR_FIQ

+ const REG_SPSR_IRQ

+ const REG_SPSR_UND

+ const REG_SP_EL0

+ const REG_SP_EL1

+ const REG_SP_EL2

+ const REG_ST

+ const REG_SY

+ const REG_TCR_EL1

+ const REG_TCR_EL2

+ const REG_TCR_EL3

+ const REG_TEECR32_EL1

+ const REG_TEEHBR32_EL1

+ const REG_TPIDRRO_EL0

+ const REG_TPIDR_EL0

+ const REG_TPIDR_EL1

+ const REG_TPIDR_EL2

+ const REG_TPIDR_EL3

+ const REG_TTBR0_EL1

+ const REG_TTBR0_EL2

+ const REG_TTBR0_EL3

+ const REG_TTBR1_EL1

+ const REG_VAAE1

+ const REG_VAAE1IS

+ const REG_VAALE1

+ const REG_VAALE1IS

+ const REG_VAE1

+ const REG_VAE1IS

+ const REG_VAE2

+ const REG_VAE2IS

+ const REG_VAE3

+ const REG_VAE3IS

+ const REG_VALE1

+ const REG_VALE1IS

+ const REG_VALE2

+ const REG_VALE2IS

+ const REG_VALE3

+ const REG_VALE3IS

+ const REG_VBAR_EL1

+ const REG_VBAR_EL2

+ const REG_VBAR_EL3

+ const REG_VMALLE1

+ const REG_VMALLE1IS

+ const REG_VMALLS12E1

+ const REG_VMALLS12E1IS

+ const REG_VMPIDR_EL0

+ const REG_VPIDR_EL2

+ const REG_VTCR_EL2

+ const REG_VTTBR_EL2

+ const REG_ZVA

+ const SYSREG_NONE

+ func (s SystemReg) String() string

+ type TestAndBranch uint32

+ func (i TestAndBranch) B40() uint32

+ func (i TestAndBranch) B5() uint32

+ func (i TestAndBranch) Imm() int32

+ func (i TestAndBranch) Op() uint32

+ func (i TestAndBranch) Opcode() uint32

+ func (i TestAndBranch) Rt() uint32

+ type UnconditionalBranch uint32

+ func (i UnconditionalBranch) Imm() int32

+ func (i UnconditionalBranch) Op() uint32

+ func (i UnconditionalBranch) Opcode() uint32

+ type UnconditionalBranchReg uint32

+ func (i UnconditionalBranchReg) Op2() uint32

+ func (i UnconditionalBranchReg) Op3() uint32

+ func (i UnconditionalBranchReg) Op4() uint32

+ func (i UnconditionalBranchReg) Opc() uint32

+ func (i UnconditionalBranchReg) Opcode() uint32

+ func (i UnconditionalBranchReg) Rn() uint32

?	: This menu
/	: Search site
f or F	: Jump to
y or Y	: Canonical URL